

MG3681A

Digital Modulation Signal Generator

MG3681A Digital Modulation Signal Generator

Product Introduction



Anritsu Corporation **December 2009** Ver 10.0



Contents

Feature 18Sofware 53

Application $144 \square$


Option 248







Product outline







For evaluating Base station, Mobile phone and Components for high-speed and wideband digital mobile communications systems

The digital mobile communications systems are evolved to higher speed and wider band.

» The interference to other systems of adjacent frequency band and the adjacent channel of the same system is minimized, and the modulation type with efficient transmission is adopted, in order to communicate at higher speed in the limited frequency resources.



 This signal generator that performed excellent adjacent channel leakage power ratio, wideband/high-accuracy vector modulation and various basebands is utilizable for the evaluation of high-speed digital mobile communications equipment and components in future. For evaluating Base station, Mobile phone and Components for high-speed and wideband digital mobile communications systems


- The sensitivity(demodulation) test of base station and mobile phone receivers needs to be evaluated by wanted signal generator. Also, the receiver interference test needs to be evaluated by interference signal generator and wanted signal generator.
- Path characteristics and distortion of the components such as power amplifier, RF module and baseband need to be evaluated by signal generator and signal analyzer.



Almighty support to 3G mobile communications systems (Product concept)

• Excellent expansible platform

- » Various modulation signals and AWGN are outputted by installing required expansion unit for baseband.
- » Due to the main logic circuit of expansion unit which consists of reconfigurable FPGA^(Field Programmable Gate Array), users can upgrade easily by downloading the firmware including FPGA circuit data and DSP^(Digital Signal Processor) program in the expansion unit.





Almighty support to 3G mobile communications systems (Product concept)

- Successor of MG3670 series Signal Generator for second generation mobile communications systems
 - » 4/5 downsizing
 - » 20% cost down

MG3681A (250k~3GHz)

Digital and Analog modulation 30MHz wideband vector modulation

MG3670 series (300k~2.75GHz)

Released in 1993, greatly contributed to the digitizing of mobile communication systems High-speed data communication systems

MG3641/42A (125k~2.08GHz)

Analog systems









Excellent analog basic performance (Product concept)

Adjacent Channel Leakage Power Ratio


In W-CDMA system, the adjacent channel leakage power ratio must be minimized in order to reduce the interference to adjacent PHS system. Extremely low adjacent channel leakage power ratio is required especially for TX power amplifier of BTS. The measurement of adjacent channel leakage power ratio of TX power amplifier requires excellent adjacent channel leakage power ratio of signal source.

- -68 dBc/3.84MHz typ. : 5MHz offset

• Due to Intermodulation distortion

- -75 dBc/3.84MHz typ. : 10MHz offset

• Due to Residual noise (Phase noise)



BS ACLR minimum requirement

BS ACLR manufacture target (e.g. -6 dB)

TX amplifier minimum requirement (e.g. -9 dB)

TX amplifier manufacture target (e.g. -12 dB)

Signal source minimum requirement (e.g. -16 dB)

Excellent analog basic performance (Product concept)

Output level resolution

- 0.01 dB : at all level range



Useful for fine level adjustment in components test and level calibration by power meter.


Level -143.0<mark>0</mark> dBm



Various expansion unit The Platform with Excellent Expandability

Expansion Units is installable up to seven slots.

Expansion unit	Software		
	MX368011A		
MU368010A	PDC Software		
TDMA Modulation Unit	MX368012A		
	GSM Device Test Software		
	MX368041B		
MU368040A	W-CDMA Software		
CDMA Modulation Unit	MX368042A		
	IS-95 Device Test Software		
MU368030A Universal Modulation Unit	MX368031A		
	Device Test Signal Generation Software		
	MX368033A		
	CDMA2000 1xEV-DO Signal Generation Software		
	MX368034A		
	PDC Packet Software		
	MX368035A		
	PHS Generation Software		
MU368060A			
AWGN Unit			



Expansion Unit and Software

Communication system	Software & CompactF1	ash™	Expansion unit_	
W-CDMA / 3GPP(FDD)	MX368041B	11111		
	W-CDMA Software	♦ 16 -e	7	7
cdmaOne	MX368042A	Na Bank		
	IS-95 Device Test Software	♦ 16·m	MU368040A CDMA Modulation Unit	MU368060A AWGN Unit
PDC	MX368011A	tetest		
	PDC Software	♦ 16 -e	7	
GSM	MX368012A	Halland 10-a		
	GSM Device Test Software	♦ 16 -∞	MU368010A TDMA Modulation Unit	
CDMA2000 1xEV-DO ^{*1} , CDMA2000 1X ^{*2} GSM/EDGE ^{*3} , PDC ^{*3} , PHS ^{*3} , NADC ^{*3}	MX368031A	Smitht III		
GSM/EDGE ³ , PDC ³ , PHS ³ , NADC ³	Device Test Signal Generation Software	128_	7	
CDMA2000 1xEV-DO	MX368033A	Southeat 19		
	CDMA2000 1xEV-DO Signal Generation Software	128		
PDC Packet	MX368034A	192MB		7
	PDC Packet Software	magin +	MU368030A Universal Modulation Unit	
PHS	MX368035A	Southeat 19		
	PHS Signal Generation Software	128_		

^{*1:} Only 16QAM modulation is available in Forward, 8PSK and QPSK modulations are not available.

Neither Forward or Reverse is utilizable for receiver sensitivity test as coding format is not performed.

The software is provided pre-installed in the expansion unit. Also, a PC memory card is provided for backup.

The software changes instantly by selecting the installed software.

At the software for the MU368030A, the signal format to output is selectable by downloading signal pattern files included in the software from a PC memory card to the waveform memory of the MU368030A Universal Modulation Unit.




^{*2:} Reverse is utilizable for receiver sensitivity test (RC1 & 3) in BS manufacturing as coding format is performed. Forward is not utilizable for receiver sensitivity test as coding format is not performed.

^{*3:} Continuous modulation signal based on the communication system.


MU368040A CDMA Modulation Unit

Dual output Baseband generator for Real time output and Waveform memory output




MU368010A TDMA Modulation Unit

Baseband generator for Real time output



MU368030A Universal Modulation Unit


Baseband generator for Waveform memory output



MU368060A AWGN Unit


AWGN source for Real time output





MU368040A + MX368041A + MU368060A





MX368041B W-CDMA Software



3000.000 000 00 MHz Freq. 5.00 dBm Mem. Level Normal. I/Q Mod. : [Int] Pulse Mod. : [Int] : [On] Baseband W-CDMA Phase IJ-CDMA Svstem Simulation Link : [3.840 000Mcps] Filter : [0.22] Knob Filter Mode : [18] ULRMC12k Maximum Code Numb 5.00dBm UMU Ch.12 : [Off] Power : [-40.0dB] Slid AWGN : [On] C/N : [-20.0dB] Wanted - 18.5dBm

MU368030A + MU368040A + MU368060A

telett

Download

MU368060A **AWGN Unit**


CDMA2000 and AWGN mixing output

MU368040A

MU368030A **Universal Modulation Unit** MX368031A

Device Test Signal Generation Software MX368033A


CDMA2000 1xEV-DO Signal Generation Software



3000.000 000 00 MHz Freq. $0.00~\mathrm{dBm}$ Mem. Level Reverse Baseband : [On] I/Q Mod. : [Int] Pulse Mod. : [Int] : IXEV-DO System Pattern Knob Step Baseband Se Delav :[Trigger S Cursor 0]/ 8cps 0.0000 cps Reference Clock : STD-39 STD-T61 STD-T79 Noise Setup AWGN: [On] C/N: [-30.0dB] Wanted: -33.44dBm Noise: -3.44dBm : [CalcBW x2] Calculated Bandwidth : 1.230MHz

Noise Bandwidth


Feature







MG3681A Block diagram








Connectivity Front panel

Display functions according to the used software and settings

Differential I/Q Output (Option)

 External modulation Input


» Pulse, AM, FM, \phi M



AF Output


Rear panel **Connectivity**

- External timebase reference clock
 - 10MHz/13MHz



- PC memory card
 - **PCMCIA** interface

Display functions according to the used software and settings



GPIB remote control

RS-232C remote control

Trigger remote control

Frequency, Output level, Parameter memory (BPM number) Up/Down, RF output On/Off





Excellent level accuracy signal

For outputting with precise level

• High-stability ALC(Automatic Level Control) circuit

Detectable at vector modulation (internal/external modulation) also

» The temperature stability of ALC circuit is almost decided by temperature response of detector. The temperature response of detector has been improved by heating the detection diode with heater circuit in low temperature, which is due to the big influence of detection voltage drift especially in low temperature.

High-accuracy and high-reliability step attenuator

- » Mechanical attenuator with excellent attenuation accuracy, small path loss and no signal distortion.
 - 1dB step, up to 140dB attenuation

Per-unit correction


» Frequency response, linearity error of ALC circuit and attenuation error of step attenuator are measured by the power meter and calibration receiver, then the data is inputted to correction table.





Typical level accuracy

Frequency response

Linearity









 $\leq \pm 0.1 \text{ dB } (-127 \sim +13 \text{ dBm})$


Output Level (dBm)

Typical level stability

- Aging
 - » CW, ALC on (default setting)
- Aging
 - » CW, ALC off








- \Rightarrow $\leq \pm 0.1 \text{ dB}$
 - at ALC off
 - High-speed level switching

Typical level stability

Aging

» W-CDMA modulation, ALC on



» Almost no variation (same as CW)


Typical level repeatability

- **RF** off → on ([on] off [on] off ...)

 » CW
- 1.0
 2GHz, -3dBm, CW,ALC ON
 Setting interval: 11sMeasure delay: 10s
 -1.0
 0 50 100 150 200
 - » Almost no variation

Number of RF On/Off cycle


- RF off \rightarrow on ([on] off [on] off ...)
 - » W-CDMA modulation




1st measurement level = reference(0 dB)

Typical level repeatability

Modulation on \rightarrow off ([off(CW)] on(W-CDMA) [off] on ...)



Modulation off \rightarrow on ([on^(W-CDMA)] off^(CW) [on] off ...)



 $\leq 0.02 \text{ dB}$

1st measurement level = reference(0 dB)






Excellent signal Purity

Alternate adjacent channel leakage power ratio is mainly due to phase noise.

» Phase noise [dBc/Hz]



For attenuating the residual noise


- Optimization of level diagram and components
 - » Circuit has been simplified to minimize the influence of non-linear components.
 - » High-speed 14 bit D/A converter has been adopted, and the quantization noise leading to the residual noise has been reduced.
 - » The smoothing filter which set the cutoff frequency according to the modulation band has been passed, and out-band spurious and noise have been eliminated.



SSB(Single Side Band) phase noise

Noise of wide-band modulation signal for 3G has been lowered.

- C/N characteristic of excellent purity VCO has been applied.
 - » Alternate adjacent channel leakage power ratio is excellent.
 - -145 dBc/Hz typ. : 5MHz offset
 - -150 dBc/Hz typ. : 20MHz offset





Changing Phase noise

The compression of phase noise is changed by switching the loop characteristic of PLL synthesizer circuit. Thus noise of narrow band modulation signal for 2G can be lowered also.

» PLL Mode: Normal

The phase noise up to 100 kHz offset is improved.

» PLL Mode: Narrow

The phase noise of 100 k to 10 MHz offset is improved. Changing by the communication system is useful.

e.g.

– W-CDMA: Normal


- CDMA2000: Narrow

– GSM/EDGE: Narrow

– PHS: Narrow

– PDC : Normal

– NADC(IS-136): Normal



E/RE Setup

Reference Freq(Aut.o)


evel Safety Mode

utput Quadrature Skew

: 10MHz. Int.


Normal Knob Narrow Step

: [Normal]




Adjacent channel leakage power ratio W-CDMA, \leq -3 dBm (\leq +5 dBm at installing Option42)

Adjacent channel leakage power ratio was achieved at top level.




Frequency 2.140GHz Output Level -3dBm Pattern 1 code PN9





Frequency 2.14GHz Output Level -3dBm

Pattern 3G TS25.141 V3.5.0 (2001-03) 6.2.1.1.1



Adjacent channel leakage power ratio IS-95, \leq -1 dBm (\leq +7 dBm at installing Option42)

Forward

9 channels 64 channels

 $- \le -63 \text{ dBc} \le -63 \text{ dBc}$

 $- \le -69 \text{ dBc} \le -68 \text{ dBc}$

 $- \le -77 \text{ dBc} \le -75 \text{ dBc}$


Reverse


full rate

 \leq -65 dBc/30kHz : 0.885 ~ 1.25 MHz offset

 \leq -70 dBc/30kHz : 1.25 ~ 1.98 MHz offset

 \leq -77 dBc/30kHz : 1.98 ~ 5 MHz offset





Frequency 900MHz Output Level 0dBm

Pattern Base Station Test Model, Nominal

Adjacent channel leakage power ratio

CDMA2000 1X (RC1-2), ≤ 0 dBm ($\leq +8$ dBm at installing Option42) CDMA2000 1X (RC3-5), \leq -3 dBm (\leq +5 dBm at installing Option42)


Forward Reverse

RC1 & 2 $RC3 \sim 5$

- < -62 dBc < -62 dBc/30kHz

- < -67 dBc $< -70 \, dBc/30kHz$

- < -77 dBc</pre> $< -77 \, dBc/30kHz$






 $< -62 \, dBc/30kHz$ $: 0.885 \sim 1.98 \text{ MHz offset}$

 $< -70 \, dBc/30kHz$: 1.98 ~ 2.5 MHz offset

 $< -77 \, dBc/30kHz$ $: 2.5 \sim 5 \text{ MHz offset}$



I/Q Mod. : [Int] Pulse Mod. : [Int]

0]/ 8cps

Trigger Delay : [




Adjacent channel leakage power ratio


CDMA2000 1xEV-DO, \leq -3 dBm (\leq +5 dBm at installing Option42)


 $- \le -65 \text{ dBc/}30\text{kHz}$: 0.885 ~ 1.98 MHz offset


 $- \le -70 \text{ dBc/}30\text{kHz}$: 1.98 ~ 2.5 MHz offset

- < -77 dBc/30kHz : 2.5 ~ 5 MHz offset










Adjacent channel leakage power ratio PDC, $\leq +5$ dBm

MX368011A


- < -64 dBc/21kHz
- < -68 dBc/21kHz






MX368031A

 \leq -63 dBc/21kHz : 50 kHz offset \leq -67 dBc/21kHz : 100 kHz offset







Adjacent channel leakage power ratio GSM/EDGE(GMSK), $\leq +5 dBm$

MX368012A

$- \le -35 \, dBc/30kHz$

- < -66 dBc/30kHz






MX368031A

 \leq -35 dBc/30kHz : 200 kHz offset \leq -66 dBc/30kHz : 400 kHz offset







MG3681A-E-I-1

Adjacent channel leakage power ratio GSM/EDGE(8PSK), $\leq +5 dBm$


 $- \le -38 \text{ dBc/}30\text{kHz}$: 200 kHz offset $- \le -67 \text{ dBc/}30\text{kHz}$: 400 kHz offset






Adjacent channel leakage power ratio PHS, $\leq +5$ dBm


- ≤ -66 dBc/192kHz
 - ≤ -69 dBc/192kHz
 : 600 kHz offset
 : 900 kHz offset






Adjacent channel leakage power ratio NADC(IS-136), \leq +5 dBm

- ≤ -42 dBc/24.3kHz
 - ≤ -64 dBc/24.3kHz
 : 30 kHz offset
 : 60 kHz offset
 : 90 kHz offset








Wide-band and Excellent accuracy vector modulation

The filter group according to the output frequency is switched in RF circuit to attenuate the spurious close to carrier.


This filter group is the inter-digital band pass filter which can configure multi-stages in small area to satisfy out-band attenuation characteristic to eliminate the spurious in near-band, frequency response of vector modulation, pass band amplitude and group delay characteristic not to deteriorate vector modulation accuracy.

» Vector modulation frequency response (3 dB bandwidth): ≥ 30 MHz

» 3.84 Msps QPSK modulation accuracy:



 $\leq 2.5 \% (rms)$



Modulation Frequency (MHz)
Slide 41

MG3681A-E-I-1






Leakage emissions policy


The shield of signal generator is important in minimizing the signal generator's leakage emissions which interfere to the receiver in receiver sensitivity test at low level.

- » Mainframe cabinet has been structured with double shields.
- » The circuit units installed in mainframe have been mounted in the shield case, respectively.
- » Shield net has been equipped to display.
- » PC memory card interface has been equipped to rear panel.





/inritsu





Panel key layout and role

Operability has been improved by panel layout considering smooth operation flow of [Selecting functions] → [Moving cursor] → [Editing(input/select)] → [Setting]

Operation guidance display

- » Panel operations include the parameter settings such as item selection, data input and character input. Available key types are displayed as guidance in pop-up window during parameter setting, in order to enable the operation without confusion.
 - Example of Level Offset setting




Modulation On/Off

- Digital: Vector modulation, Pulse modulation
- Analog: AM, FM, ϕ M
 - Internal analog modulation with AF signals of sine, triangular, square and sawtooth wave is possible at installing Option21 AF Synthesizer.
- » These modulations are switched On or Off by one touch.
- » The combination of digital modulation and analog modulation can achieve external ALC function by AM, also it is useful for the simulation of amplitude variation by AM and frequency variation by FM.



Internal memory administration

- » Basic Parameter Memory (BPM)
 - 512 types of frequency and output level are savable.
 - Sweepable continuous recall and high-speed recall by external trigger signal are performable.
- » All Parameter Memory (APM)
 - all settings including the modulation parameter setting of baseband in addition to frequency and output level are savable.
 - 100 types of settings are savable regardless of the quantity of installed expansion units.
 - Max. 8 characters can be inputted each title for easy confirmation.
- » Memory Export/Import
 - It is useful for copying to other MG3681A and backup of memory, because BPM and APM can be save in PC memory card and recalled from PC memory card.



011.5	5 11				Recall
All Parameter Memory No.	. (<mark>- 0</mark>)				
Title : WO No:Title		No:Title	No:Title	No:Title	
0:WCDMA UL	20:	40:	60:	80:	
1:WCDMA DL	21:	41:	61:	81:	
2:PDC	22:	42:	62:	82:	
3:GSM	23:	43:	63:	83:	
4:1xEV-D0	24:	44:	64:	84:	List
5:CDMA2k1x	25:	45:	65:	85:	
6:AWGN	26:	46:	66:	86:	
7:	27:	47:	67:	87:	
8:	28:	48:	68:	88:	
9:	29:	49:	69:	89:	
10:	30:	50:	70:	90:	
11:	31:	51:	71:	91:	
12:	32:	52:	72:	92:	
13:	33:	53:	73:	93:	
14:	34:	54:	74:	94:	
15:	35:	55:	75:	95:	
16:	36:	56:	76:	96:	Return
17:	37:	57:	77:	97:	
18:	38:	58:	78:	98:	
19:	39:	59:	79:	99:	112001111






Expansion unit


- Expansion unit is the digital board to generate digital I/Q signal of baseband.
 - » Digital I/Q signal is converted to analog I/Q signal by D/A converter.





MU368040A CDMA Modulation Unit

Block diagram



MU368040A CDMA Modulation Unit

• DSP real time Generator

» Mapping physical layer data achieved real-time coding by DSP to physical channel

Symbol data Generator

- » For the channels which require power/burst control per symbol such as W-CDMA DL-DPCH and PRACH
- » Symbol signal pattern files of physical layer before spreading
 - Downloading from PC memory card to internal memory
 - Internal memory capacity CH4: 4Mbit, CH5: 4Mbit
 - W-CDMA Downlink ≤ 512 ksymbol

e.g. DL-DPCH 30ksps: 1747 frame

W-CDMA Uplink ≤ 1 Msymbol

PRBS coding Generator

» Mapping PRBS^(Pseudo-random Binary Sequence) data to physical channel

Arbitrary Waveform Generator

- » For multiple channels such as W-CDMA DPCH and OCNS
- » Signal pattern files of physical layer before FIR filtering (before over sampling)
 *W-CDMA over sampling rate: 8× 3.84 Mcps = 30.72 MHz
 - Downloading from PC memory card to internal memory
 - Internal memory capacity 512 ksamples/channel (2 Mbyte)
 - W-CDMA 3.84 Mcps ≤ 13 frame (130 ms)



MU368040A CDMA Modulation Unit

• Firmware configuration for flexible system support

- » Low-rate signal processor before spreading switches 2 methods according to the usage.
 - Real-time coding method by DSP
 - Memory method for downloading by cycle output of external created data pattern
- » Signal processor from high-speed spreading to FIR filtering has been adopted high accumulation FPGA of 1M gates for flexible system support.
- » These DSP programs, Signal pattern files for downloading and FPGA configuration data can be rewritten from PC memory card.
- » FIR filter which requires high-speed processing has adopted the dedicated IC, as there is not the necessity for functional change.


High-speed data transmission

- High-speed signal processing ability is required for baseband as W-CDMA specifies high-speed data communication up to 384kbps in moving state and up to 2Mbps in static state.
- » Max. 1600MIPS of high-performance DSP has been adopted for real-time coding. It enables the real-time channel coding up to 384kbps.




MU368010A TDMA Modulation Unit

Block diagram



MU368030A Universal Modulation Unit Block diagram





Software

•	MX368041B	W-CDMA Software	54	
	– MX	368041B-11 HSDPA Signal Pattern	56	
	– MX	368141A HSDPA IQ producer	73	
•	MX368042A	IS-95 Device Test Software	77	
•	MX368011A	PDC Software	84	
•	MX368012A	GSM Device Test Software	92	
•	MX368031A	Device Test Signal Generation Software	102	
•	MX368033A	CDMA2000 1xEV-DO Signal Generation Software	111	
	» MX3681	CDMA2000 1xEV-DO IQproducer™	120	
•	MX368034A	PDC Packet Software	126	
•	MX368035A	PHS Signal Generation Software	133	
•	MU368060A	AWGN	141	





MX368041B W-CDMA Software



- Downlink/Uplink W-CDMA test signals for 3GPP(FDD) standard can be outputted by installing the MX368041B W-CDMA Software in the MU368040A CDMA Modulation Unit.
- In R&D/production process of components, base stations (BS) and user equipment (UE), the functions to support various applications are provided as the signal source for components, the wanted signal source and the interfering signal source for receiver test.





Support of test signal format

- Just to select the signal patterns for TS 25.141 and TS 34.121 test specifications without setting complicated parameters of 3GPP!

 Simple operation
- Quick support is provided by updating the signal pattern files saved from PC memory card to internal memory and DSP program for real-time coding.
 - » Supporting 3GPP update and special signal patterns
 - "Product Introduction MX368041A/B Update News" is provided.

Version-up History, How to check Version, How to upgrade, File configuration in PC memory card, Signal pattern List









Pattern files of test signal format MX368041B-11 (Option) HSDPA Signal Pattern

» This package added the signal pattern file specified in Release5 to Release1999 signal pattern file of an appendix in MX368041B.





Signal patterns For evaluating components in BS transmitter



Signal patterns For receiver and performance testing for BS

<u> </u>			_	
Channel combination	Parameter	Patt. name	Added by o	ption11
TS25.141 Annex A.1	TS25.141 Annex A.2	ULRMC12k		
	TS25.141 Annex A.3	ULRMC64k		
	TS25.141 Annex A.4	ULRMC144		
	TS25.141 Annex A.5	ULRMC384		
TS25.211 5.2.2.1	TS25.213 4.3.3		PRE	
	TS25.141 Annex A.7		R168	R360
TS25.211 5.2.2.2	TS25.141 Annex A.8		C168	C360
TS25.141 Annex A.1	TS25.141 Annex A.2		SSDTa	SSDTb
TS25.104 Annex A.1	TR25.944	UL_AMR#1		
	4.1.2.2.1.1 DCCH			
	4.1.2.2.1.2 AMR TFCS#1			
	4.1.2.2.2.2			
	TR25.944	UL_AMR#2		
	4.1.2.2.1.1 DCCH			
	4.1.2.2.1.2 AMR TFCS#2			
	4.1.2.2.2.2			
	TR25.944	UL_AMR#3		
	4.1.2.2.1.1 DCCH			
	4.1.2.2.1.2 AMR TFCS#3			
	4.1.2.2.2.2			
	TR25.944	UL_ISDN		
	4.1.2.2.1.1 DCCH			
	4.1.2.2.1.6 ISDN			
	4.1.2.2.2.2			
	TS25.141 Annex A.1 TS25.211 5.2.2.1 TS25.211 5.2.2.2 TS25.141 Annex A.1 TS25.104 Annex A.1	TS25.141 Annex A.1 TS25.141 Annex A.3 TS25.141 Annex A.4 TS25.141 Annex A.5 TS25.211 5.2.2.1 TS25.213 4.3.3 TS25.141 Annex A.7 TS25.211 5.2.2.2 TS25.141 Annex A.8 TS25.141 Annex A.8 TS25.141 Annex A.8 TS25.141 Annex A.2 TS25.141 Annex A.2 TS25.141 Annex A.2 TS25.141 Annex A.2 TR25.944 4.1.2.2.1.2 AMR TFCS#1 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#2 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#3 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#3 4.1.2.2.2.2	TS25.141 Annex A.1 TS25.141 Annex A.2 TS25.141 Annex A.3 ULRMC64k TS25.141 Annex A.4 ULRMC144 TS25.141 Annex A.5 ULRMC384 TS25.211 5.2.2.1 TS25.213 4.3.3 TS25.141 Annex A.7 TS25.211 5.2.2.2 TS25.141 Annex A.8 TS25.141 Annex A.8 TS25.141 Annex A.8 TS25.141 Annex A.2 TS25.141 Annex A.1 TS25.141 Annex A.2 TS25.104 Annex A.1 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#1 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#2 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#3 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH	TS25.141 Annex A.1 TS25.141 Annex A.2 TS25.141 Annex A.3 ULRMC64k TS25.141 Annex A.4 ULRMC144 TS25.141 Annex A.5 ULRMC384 TS25.211 5.2.2.1 TS25.213 4.3.3 TS25.141 Annex A.7 TS25.141 Annex A.8 TS25.141 Annex A.8 TS25.141 Annex A.8 TS25.141 Annex A.8 TS25.141 Annex A.1 TS25.141 Annex A.2 TS25.141 Annex A.1 TS25.141 Annex A.2 TS25.104 Annex A.1 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.2.2 TR25.944 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#3 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#3 4.1.2.2.2.2 TR25.944 4.1.2.2.1.1 DCCH 4.1.2.2.1.2 AMR TFCS#3 4.1.2.2.2.2

- 8.8 RACH performance

- 8.8.1 RACH preamble detection in static propagation conditions
- 8.8.2 RACH preamble detection in multipath fading case 3
- 8.8.3 Demodulation of RACH message in static propagation conditions
- 8.8.4 Demodulation of RACH message in multipath fading case 3
- 8.9 CPCH Performance
 - 8.9.3 Demodulation of CPCH message in static propagation conditions
 - 8.9.4 Demodulation of CPCH message in multipath fading case 3
- 8.10 Site Selection Diversity Transmission (SSDT) Mode



Signal patterns For receiver and performance testing for UE


	_						_			9
Testitem	Channel combination	Parameter	Patt. name	Added by o	otion11					
TS25.101	TS25.101 Annex C.3.1	TS25.101 Annex A.3.1	DL_C31						_	
7 Receiver characteristics	TS25.101 Annex C.3.2		D32T18s0						\perp	8.3
8 Performance requirement			D32T18s8 D32T18s9							
		TS25.101 Annex A.3.2	D32T28s0	 					-	Demodulation of DCH in multi-
			D32T28s8							Demodulation of Dell in mate
			D32T28s9							path fading propagation conditions
		TS25.101 Annex A.3.3	D32T38s0							
			D32T38s8 D32T38s9							• (Case 7) Test 21~25
		TS25.101 Annex A.3.4	D32T48s0						+	0.6
			D32T48s8							8.6
	T005 404 A 0 4		D32T48s9						_	Demodulation of DCH in downlink
8.3 in multi-path (Case7)	TS25.101 Annex C.4 TS25.101 Annex C.3.5	TS25.101 Annex A.4A	DL_INTR	4Ps0					-	Demodulation of DCH in downlink
Test21~25	1323.101 Allilex C.3.3	1323.101 Allilex A.4A	1 1	4Ps8				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V	Transmit diversity modes
				4Ps9					1	Transmit diversity modes
8.6.1	TS25.101 Annex C.3.3	TS25.101 Annex A.3.1		OTD1s0	OTD2s0				1	• 8.6.1
open-loop transmit diversity				OTD1s8 OTD1s9	OTD2s8 OTD2s9				L	
8.9	TS25.101 Annex C.3.2	TS25.101 Annex A.5				DCP21540	DCP22540	DCP23540		Demodulation of DCH in open-loop
Downlink compressed mode						DCP21548				Transmit diversity mode
				DCP11549		DCP21549	DCP22549	DCP23549		Transmit diversity mode
8.10 BTFD		TS25.101 Annex A.4		BTFD1s0	BTFD2s0	BTFD3s0			L	8.9
				BTFD1s8 BTFD1s9	BTFD2s8 BTFD2s9	BTFD3s8 BTFD3s9				
8.12 PCH		TS25.101 Annex A.6		PCHs0	511 5200	2112000	_		1	Downlink compressed mode
				PCHs8						•
				PCHs9					┢	8.10
7.4.2 Maximum input level HS-PDSCH	TS25.101 Annex C.5.1 Table C.8	TS25.101 Annex A.7.1		F1P0s0 F1A0s0						D1: 1
9 Performance requirement	14510 0.0		/	F2P0s0						Blind transport format detection
(HSDPA)				F2A0s0						•
				F3P0s0						(BTFD)
				F3A0s0 F4P0s0					/	0.12
			\	F5P0s0				/	'	8.12
-	TS25.101 Annex C.3.2	TR25.944	DAMR18s0							Demodulation of Paging Channel
		4.1.1.3.1.1 DCCH	DAMR18s8							Demodulation of Laging Chamlet
		4.1.1.3.1.2 AMR TFCS#1	DAMR18s9							(PCH)
		4.1.1.3.2.2 TR25.944	DAMR28s0						-	(1 C11)
		4.1.1.3.1.1 DCCH	DAMR28s8						L	7.4
		4.1.1.3.1.2 AMR TFCS#2	DAMR28s9							
		4.1.1.3.2.2	DAMPOO O						_	Maximum input level
		TR25.944 4.1.1.3.1.1 DCCH	DAMR38s0 DAMR38s8							•
		4.1.1.3.1.1 DCC11 4.1.1.3.1.2 AMR TFCS#3	DAMR38s9							 7.4.2 HS-PDSCH for 16QAM
		4.1.1.3.2.2								9
		TR25.944	DISDN8s0						\vdash	9
		4.1.1.3.1.1 DCCH 4.1.1.3.1.6 ISDN	DISDN8s8 DISDN8s9							Darformance requirement (HCDDA)
		4.1.1.3.1.6 ISDIN 4.1.1.3.2.5	פצטאוטפוט							Performance requirement (HSDPA)


/inritsu

Multi-carrier typical ACLR

• Test Model 1: 64 DPCH, \leq -8 dBm








Real-time generation of test signal format

Simple editing on display

Supporting various test cases

» Parameters for 5 types of physical channels and 2 types of transport channels


For reference) Mapping relations among main physical channels, transport channels and logical channels



Slide 61 MG3681A-E-I-1




Main physical channels for test






Main physical channels for test






Main physical channels for test

- PRACH (Physical Random Access Channel)
 - Uplink common channel
 - Sends RACH for control information and user data (low rate)



- PCPCH (Physical Common Packet Channel)
 - Uplink common channel
 - Sends CPCH for user packet data (high rate)



Real-time generation of Downlink physical channel

» P-CCPCH

(CH1~3)

- BCH transport channel mapping
- SCH TSDT: On, Off
 - TSDT
 - Time Switched TX Diversity
 - Open loop mode
 - Switching TX antenna (SCH) per slot
- » CPICH

(CH1~3)

- Antenna:
- 1,2
- For TX diversity
- STTD encoding (Antenna: 2)
- STTD
 - Space Time Block Coding Based Transmit Antenna Diversity
 - Open loop mode
 - Controlling Symbol patterns on antenna2 side
- » DPCH

(CH4)

- DCH transport channel mapping
- Slot format: #0 to #15
- TPC: TPC command of 4 frames (60 slots)
 cycle
 - TPC
 - Transmit Power Control
 - Closed loop power control
 - * Inner loop power control

Controlling to equalize with target SIR

* Outer loop power control

Correcting target SIR to equalize with target

BER/BLER

Slide 65

MG3681A-E-I-1





Real-time generation of Uplink physical channel

- » DPCCH (CH1~3)
 - Slot format: #0, #2, #5
 - TPC: TPC command of 4 frames (60 slots)
 cycle
 - TPC
 - Transmit Power Control
 - Closed loop power control
 - * Inner loop power control Controlling to equalize with target SIR
 - * Outer loop power control
 Correcting target SIR to equalize with target
 BER/BLER
- » DPDCH (CH4)
 - DCH transport channel mapping






Real-time generation of Downlink transport channel

- » BCH (P-CCPCH data)
 - 3GPP TS 25.944

246
16 bits
CC, coding rate = 1/2
20 ms
1
256

- » DCH (DPCH data)
 - 3GPP TS 25.101

	TrCH1	TrCH2
Parameter	DTCH	DCCH
Transport Channel Number	1	2
Transport Block Size	244	100
Transport Block Set Size	244	100
Transmission Time Interval	20 ms	40 ms
Type of Error Protection	Convolution Coding	Convolution Coding
Coding Rate	1/3	1/3
Rate Matching attribute	256	256
Size of CRC	16	12
Position of TrCH in radio frame	fixed	fixed



- BER, BLER
 - Generating the error
 - 0 to 10 %, 0.1 % resolution






Real-time generation of Uplink transport channel

- » DCH (DPDCH data)
 - 3GPP TS 25.101

	TrCH1	TrCH2
Parameters	DTCH	DCCH
Transport Channel Number	1	2
Transport Block Size	244	100
Transport Block Set Size	244	100
Transmission Time Interval	20 ms	40 ms
Type of Error Protection	Convolution Coding	Convolution Coding
Coding Rate	1/3	1/3
Rate Matching attribute	256	256
Size of CRC	16	12



- BER, BLER

- Generating the error
- 0 to 10 %, 0.1 % resolution







Power control function

Operation check of closed loop power control is performable.

- The slot power of each channel is programmable up to 64 slot cycle by editing on display.
 - » Editing the slot power for each channel of CH4~12
 - -40 to 0 dB (reference: channel power), 1 dB resolution
- The slot power of each channel is controlled up/down by external control trigger input.
 - » Controlling the slot power of specified channel among CH4~12
 - Up & Down in 1, 2 or 3 dB








AWGN mixing

Single unit is performable dynamic range test of BS receiver.


- Mixing AWGN to Uplink wanted signal
 - AWGN: Additive White Gaussian Noise
- High-accuracy and high-stability C/N
 - -30 to -20 dB, 0.2 dB resolution
 -19.9 to -8 dB, 0.1 dB resolution



Selecting AWGN bandwidth

- \rightarrow 1.5× 3.84MHz(Chip rate) = 5.76 MHz
- \rightarrow 2× 3.84MHz(Chip rate) = 7.68 MHz





Auxiliary signal Input

- » Front panel
 - Data (CH4)
 - Symbol data
 - Clock/Trig
 - Synchronization of external frame clock
 - Frame trigger or start trigger is selectable
 - Used at BS receiver test
 - PWR CONT
 - Refer to "Power Control Function" on previous pages
 - Ref. Clock
 - Synchronization of external baseband reference clock
 - $1\times$, $2\times$, $4\times$ chip rate is selectable
 - Used at start trigger
 External reference clock input on rear panel (10/13MHz) is also available






Auxiliary signal


Rear panel

- Data (A),(B). Code I/Q (A),(B)
 - Data & code of CH1~12 are selectable
 - Data: The data before spreading(Symbol) or after spreading(Chip) is selectable


At CH1~3

- (A) Data & code of P-CCPCH and P-SCH
- (B) Data & code of P-CCPCH and S-SCH
- Reference Clock
 - Baseband reference clock
 - $-1\times$, $2\times$, $4\times$, $8\times$ chip rate is selectable
- Symbol Clock, Data Clock





Output












MX368141A HSDPA IQproducerTM


- MX368141A HSDPA IQproducerTM is the PC application software that generates 3GPP HSDPA compliant signal patterns outputted from MG3681A Digital Modulation Signal Generator.
- MG3681A Digital Modulation Signal Generator that has MU368040A CDMA MODULATION UNIT and MX368041B W-CDMA Software is required for the use of generated signal patterns.
- Since multiple pattern files that are generated can be downloaded into MG3681A mainframe, users can switch over signal patterns easily by selecting them.







Easy to generate signal patterns with the setting file included

- With the MX368141A HSDPA IQproducerTM, users can generate signal patterns by editing a setting file (csv format) that determines HSDPA-system signal patterns with Excel program and converting the edited setting file.
- With the setting file of standard signal patterns (Fixed Reference Channel*) included in the software, users can generate signal patterns easily only by editing the parameter they wish to change.







MX368141A HSDPA IQproducerTM setting file convert screen



Operating environment

Personal computer

• OS: Windows 2000/XP

• CPU: Pentium 300MHz or faster

Memory size: ≥128MB


HDD: Occupation≤200MB

Display: 800×600 pixels or more

Peripheral

It be possible to read CD-R. It be possible to save in Compact-Flash (PC card adapter is required for download to MG3681A)

equipment





Comparison of MX368141A HSDPA IQproducer and MX368041A-11 HSDPA signal pattern

The functional difference about HSDPA

Model	MG3681A	MG3681A
- Baseband	- MU368040A	- MU368040A
- Software	- MX368041A/B	- MX368041A/B
- HSDPA application software	- MX368141A	- MX368041A/B-11
Type of software	I Qproducer	Signal pattern
	* Change of a parameter is	* Change of a parameter is
	possible.	impossible.
Component test for Down-Link	No	Yes
of HSDPA		(Supports test model 5)
Component test for Up-Link of	Yes	No
HSDPA	(Supports HS-DPCCH)	
Supports HSDPA channels	HS-PDSCH	HS-PDSCH
	HS-SCCH	HS-SCCH
	HS-DPCCH	

MX368141A can change a parameter and supports HS-DPCCH of HSDPA Uplink.

MX368040A-11 support "Test Model 5" of the component test of HSDPA Downlink.



MX368042A IS-95 Device Test Software

- Forward/Reverse cdmaOne test signals for IS-95A/B(3GPP2 C.S0002 RC1 & 2) standard can be outputted by installing the MX368042A IS-95 Device Test Software in the MU368040A CDMA Modulation Unit.
- In R&D/production process of components, base stations (BS) and mobile stations (MS), the functions to support various applications are provided as the signal source for components and the interfering signal source for receiver test.



Generation of test signal format

• Test Mode 1 & 2 signals in IS-97A/B(3GPP2 C.S0010 RC1 & 2) test specifications can be simply set without setting complicated parameters

of IS-95A/B(3GPP2 C.S0002 RC1 & 2).




Caution

Channel coding is not supported (FER Frame Error Rate test is not performable)

Channel Type	Number of Channels	Fraction of Power (linear)	Fraction of Power (dB)	Comments
Forward Pilot	1	0.2000	-7.0	Code channel W ₀ ¹²⁸
Sync	1	0.0471	-13.3	Code channel W ₃₂ ⁶⁴ ; always 1/8 rate
Paging	1	0.1882	-7.3	Code channel W_1^{64} ; full rate only
Traffic	6	0.09412	-10.3	Variable code channel assignments; full rate

• DSP stores the I/Q mapping data of 98304 chip (4 frames) /4× over sampling in Waveform data Memory according to the parameter set on display.



Generation of test signal format

Simple editing on display

Support various test cases

Channel Type	Walsh Code	Function
Pilot	0	Symbol Data is "0".
Sync	32	Symbol Data is Random. Symbol Rate is 4.8 ksps.
Paging	1 to 7	Symbol Data is Random. Symbol Rate is 19.2 ksps.
Traffic	8 to 31, 33 to 63	Symbol Data is Random. Symbol Rate is 19.2 ksps. Settings of Data Rate and Rate Set are enabled. Setting PCB to On allows PCB bit to be inserted.


Forward

- » Multiple channels
 - 1 to 64
- » Per Walsh code (0 to 63)
 - On, Off, OCNS
 - Code Domain Power
 - -40 to 0 dB, 0.1 dB resolution
- » Traffic channels
 - Rate set.
 - 1 (RC1), 2 (RC2)
 - Data rate
 - Full, Half, Quarter, Eighth

9.6, 4.8, 2.4, 1.2 kbps (Rate set 1) 14.4, 7.2, 3.6, 1.8 kbps (Rate set 2)


Reverse

- Data rate
 - Full, Half, Quarter, Eighth 9.6, 4.8, 2.4, 1.2 kbps (Rate set 1)





Peak Clipping of test signal



Peak Clipping of test signal

Clipping before FIR filtering

- » ACLR of output signals is not deteriorated because of no distortion caused by clipping.
 - Extreme clipping deteriorates waveform quality.
- » FIR filtering may cause the peak exceeding limited level. Large peak is caused especially at few multiplex number.


Clipping after FIR filtering

- » Clipping causes distortion and deteriorates the ACLR of output signals.
- Scalar clipping
 - » Limiting I or Q amplitude level
- Vector clipping
 - » Limiting RMS $\sqrt{(I^2+Q^2)}$ level

Peak Clipping Monitor of test signal

- "Clipping" is indicated when vector amplitude is attenuated by Clipping
 - » Selectable "Clipping Monitor"

- Checking Attenuated time and vector amplitude
 - » Clipped Time Rate
 - Percentage of attenuated sampling point
 - » Clipped Max Ratio
 - Attenuation percentage of max. vector amplitude
 - 100% indicates the vector amplitude without attenuation






Auxiliary signal

Output

- » Rear panel
 - Reference Clock
 - Baseband reference clock
 - Chip rate
 - Timing Clock
 - 20ms, 26.7ms, 80ms, 2sec is selectable



/Inritsu

MX368011A PDC Software



- Downlink/Uplink PDC test signals (TCH, VOX) for RCR STD-27 standard can be outputted by installing the MX368011A PDC Software in the MU368010A TDMA Modulation Unit.
- In R&D/production process of components, base stations (BS) and mobile stations (MS), the functions to support various applications are provided as the signal source for components, the wanted signal source and the interfering signal source for receiver test.





Emulation of MG3670 series


MG3670 series/MG3660A

- MG0301C π /4DQPSK Modulation Unit
- MG0303B Burst Function Unit

Equal functions

- Display
- Remote control







Real-time generation of test signal format


Simple editing on display


Support various test cases

- » Full rate/Half rate
- » Slot On/Off
- » Parameter

PRBS data of TCH

- » Continuous in the same slot
- » Phase is shifted per slot
 - When invalid slot is received, PRBS data becomes discontinuous and detectable by BER test








Real-time generation of test signal format

- VOX(Voice Operated Transmission)
 - » Controlling to transmit voice signal in voice period and not to transmit voice signal in voiceless period for power saving of MS.




Interfering signal for receiver test





Pattern memory (MU368010A internal memory)

- Parameter settings up to 100 types on Pattern Edit screen can be saved.
- Title up to 8 characters can be inputted for easy confirmation.
 - » Saved parameter setting window






External data input

 $\pi/4DQPSK$ modulation signal of arbitrary frame format can be outputted by utilizing the pulse pattern generator.








Auxiliary signal

Input

- » Front panel
 - Data, Symbol Clock, Burst Gate, Data Clock
 - Refer to "External Data Input" on previous pages
 - Burst Trig
 - Synchronization of external burst trigger
 - Used at BS receiver test






Auxiliary signal


» Rear panel

Data, Data Clock, Symbol Clock




Pattern Sync

• PN Clock, PN Gate, RF Gate is selectable




Control signal of internal pulse modulator



Output

Burst Trigger

Full/Half rate: 20 / 40 ms clock





MX368012A GSM Device Test Software



- Downlink/Uplink GSM test signals (NB Normal Burst, AB Access Burst) for 3GPP TS (GSM) 05.01 standard can be outputted by installing the MX368012A GSM Device Test Software in the MU368010A TDMA Modulation Unit.
- In R&D/production process of components, base stations (BS) and mobile stations (MS), the functions to support various applications are provided as the signal source for components and the interfering signal source for receiver test.





Emulation of MG3670 series

MG3670 series/MG3660A

- MG0302A GMSK Modulation Unit
- MG0303B Burst Function Unit


Equal functions

- Display
- Remote control

Additional function

- RACH format
 - » Access Burst







Real-time generation of test signal format


Simple editing on display


Support various test cases

- » Slot On/Off
- » Slot level
 - -20 to 0 dB, 0.1 dB resolution
- » Differential Encode
 - Differential encoding in 3GPP TS (GSM) 05.04
- » Parameter

• PRBS data of E^(Encrypted bits)

- » Continuous in the same slot
- » Phase is shifted per slot
 - When invalid slot is received, PRBS data becomes discontinuous and detectable by BER test







Real-time generation of test signal format

Interfering signal for receiver test






Channel coding of test signal format




Caution

- » 3GPP TS (GSM) 05.03 Channel Coding is not supported.
 - Traffic Channels (TCH)
 - TCH/FS (Speech channel at full rate)
 - TCH/EFS (Speech channel at enhanced full rate)
 - Control Channels
 - SACCH (Slow associated control channel)
 - RACH (Random access channel)
 - Packet Switched Channels
 - PDTCH (Packet data traffic channel)
- » Multiframe format is not supported.





Time slot configuration in 3GPP TS 05.01




Discover What's Possible™

Slide 97 MG3681A-E-I-1



Pattern memory (MU368010A internal memory)

- Parameter settings up to 100 types on Pattern Edit screen can be saved.
- Title up to 8 characters can be inputted for easy confirmation.
 - » Saved parameter setting window







External data input

GMSK modulation signal of arbitrary frame format can be outputted by utilizing the pulse pattern generator.








Auxiliary signal

Input


- » Front panel
 - Data, Burst Gate, Data Clock
 - Refer to "External Data Input" on previous pages
 - Symbol Clock
 - Same as Data Clock
 - Burst Trig
 - Synchronization of external burst trigger






Auxiliary signal

- » Rear panel
 - Data, Data Clock




- Pattern Sync
 - PN Clock, PN Gate, RF Gate is selectable
 - at Burst On




Control signal of internal pulse modulator


Burst Gate



- Burst Trigger
 - 4.615 ms clock

Output







MX368031A Device Test Signal Generation Software



- The test signals for worldwide main communications systems can be outputted by installing the MX368031A Device Test Signal Generation Software in the MU368030A Universal Modulation Unit.
- In production process of components, the function is provided as the signal source for components.
- In production process of CDMA2000 1X BS, the function is provided as the wanted signal source for receiver test.
- In R&D/production process of CDMA2000 1X MS, CDMA2000 1xEV-DO AN Access Network and AT Access Terminal, the function is provided as the interfering signal source for receiver test.



Support of test signal format

- Just to select the signal patterns saved in large-capacity waveform memory without setting complicated parameters of communication systems!
 Simple operation
- High-speed change among TDMA 5 signal patterns and CDMA2000 10 signal patterns < 1 sec

» TDMA: GSM/EDGE (2), PDC, IS-136, PHS

» CDMA2000: CDMA2000 1X (5), 1xEV-DO (4)

- Quick support is provided by updating the signal pattern files saved from PC memory card to internal memory.
 - IQ signal pattern file is downloaded to MG3681A via PC memory card (CompactFlash).
 - The I/Q mapping data of over sampling is stored in Waveform data Memory.



Signal patterns

•	TDM	ſΑ	Modulation	Modulation data, Parameter			
	Fra	Frame coding -not supported					
	>>	GSM/EDGE:	8PSK	PN9 cont. modulation, Linearized Gaussian, 270.833ksps			
			GMSK	PN9 cont. modulation, Gaussian (Bbt: 0.3), 270.833ksps			
	>>	PDC:	$\pi/4DQPSK$	PN9 cont. modulation, Root Nyquist (α: 0.5), 21ksps			
	>>	NADC(IS-136):	$\pi/4$ DQPSK	PN9 cont. modulation, Root Nyquist (α: 0.35), 24.3ksps			
	>>	PHS:	$\pi/4$ DQPSK	PN9 cont. modulation, Root Nyquist (α: 0.5), 192ksps			
•	CDN	1A2000 1X					
	» Reverse: Channel coding -supported (Utilizable for FER test of BS)						

RC1: BPSK→OQPSK Traffic(TCH)

- RC3 (1): BPSK \rightarrow HPSK Fundamental(FCH) + Pilot(PICH)

- RC3 (2): BPSK \rightarrow HPSK Fundamental(FCH) + Supplemental(SCH) + Pilot(PICH)

RC3 (3): BPSK→HPSK Dedicated Control(DCCH) + Pilot(PICH)

Forward: Channel coding -not supported

- RC1-2: BPSK→QPSK Pilot(PICH) + SYNC + Paging(PCH) + Traffic(TCH)x6

RC3-5: BPSK/QPSK → QPSK Pilot(PICH) + SYNC + Paging(PCH) + Traffic(TCH)x6

CDMA2000 1xEV-DO

Channel coding -not supported

» Forward:

Active Slot: BPSK/16QAM→QPSK Pilot(PICH) + MAC + Data

- Idle Slot: BPSK \rightarrow QPSK Pilot(PICH) + MAC

» Reverse: $BPSK \rightarrow HPSK$ Pilot(PICH) + DRC + ACK + Data

9.6 kbps:
 DRCChannelGain 3 dB, ACKChannelGain 3 dB, DataChannelGain 3.75 dB
 DRCChannelGain 3 dB, ACKChannelGain 3 dB, DataChannelGain 18.5 dB

PDC, GSM, PHS

Identical signal patterns

MX368031A



CDMA2000 1X Identical signal patterns

MX368031A

CDMA2000 1X MX368042A (IS-95) - Forward RC1-2 I/Q Mod. : [Int] Pulse Mod. : [Int] I/Q Mod. : [Int] Pulse Mod. : [Int] Baseband : [On] Link : [Forward] Chip Rate : [1.228 800Mcps] Filter: [SPEC+EQ] α : -Pat. Number:[9] PCB : [0ff] Pattern : [9:1xRTTrc1-2 FWD] Output Level - 1.03dBm Baseband Setup Trigger Source : [Int] Trigger Delav : [01/ 8cps 0.0000 cps Reference Clock : [Int. . On . - 7.0dB. Rate Set 1. FullRate

CDMA2000 1xEV-DO

MX368031A

» CDMA2000 1xEV-DO

Forward Active Slot

```
Baseband : [On ] I/Q Mod. : [Int] Pulse Mod. : [Int]

System : [DTSG ]
Pattern : [II:IxEV-DO_FWD ]

Baseband Setup
Trigger Source : [Int ] Trigger Delay : [ 0]/8cps
Reference Clock : [Int ]
```

Forward Idle Slot

- Reverse 9.6 kbps

Reverse 153.6 kbps

Slide 107

MG3681A-E-I-1

```
Baseband: [On ] 1/Q Mod.: [Int] Pulse Mod.: [Int]

System : [DTSG ]
Pattern : [12:1xEV-DO_RVS ]]

Disc

Baseband Setup
Trigger Source : [Int ] Trigger Delay : [ 01/8cps 0.00000 cps Reference Clock: [Int ]
```

Identical signal patterns

» MX368033A (1xEV-DO)

```
Baseband: [On ] I/Q Mod.: [Int] Pulse Mod.: [Int]

System : [1XEV-D0]
Pattern : [9:1XEV-D0_IdL_MRx1]

Baseband Setup
Trigger Source : [Int ] Trigger Delay : [ 01/8cps 0.0000 cps

Reference Clock: [Int ]
```

```
Baseband: [On ] I/Q Mod.: [Int] Pulse Mod.: [Int]

System : [IXEV-D0]
Pattern : [11:RVS_9.6kbps ]

Baseband Setup
Trigger Source : [Int ] Trigger Delay : [ 0]/ 8cps
Reference Clock: [Int ]
```

Auxiliary signal Input

- » Front panel
 - Trigger
 - Available at CDMA2000 1X Reverse signal
 - Synchronization of external frame clock
 - Frame trigger or start trigger is selectable
 - Used at BS receiver test
 - Ref. Clock
 - Available at CDMA2000 signal
 - Synchronization of external baseband reference clock
 - $8 \times \text{ chip rate } (8 \times 1228.4 \text{ kcps} = 9830.4 \text{ kHz})$
 - Used at start trigger
 External reference clock input on rear panel (10/13MHz) is also available





Auxiliary signal

- » Rear panel
 - RF Gate



Control signal of internal pulse modulator


- Sampling Clock
 - Available at CDMA2000 signal
 - Baseband reference clock
 - 8× chip rate
 (8× 1228.4 kcps = 9830.4 kHz)

Output


Auxiliary signal

Output


- » Rear panel
 - Frame Trigger, Sequence Pulse
 - CDMA2000 1X



1xEV-DO (Active/Idle)



1xEV-DO Reverse







MX368033A CDMA2000 1xEV-DO Signal Generation **Software**



- Forward/Reverse CDMA2000 1xEV-DO test signals for 3GPP2 C.S0024 standard can be outputted by installing the MX368033A CDMA2000 1xEV-DO Signal Generation Software in the MU368030A Universal **Modulation Unit.**
- In R&D/production process of components, AN Access Network and AT Access Terminal, the functions to support various applications are provided as the signal source for components and the wanted signal source for receiver test.




Support of test signal format

- Receiver test (PER Packet Error Rate) for 3GPP2 C.S0032 (Sector) and C.S0033 (AT) test specifications is performable due to the Coding format (Frame/Slot structuring, CRC addition, turbo coding, interleave) based on 3GPP2 C.S0024.
- Just to select the signal patterns saved in large-capacity waveform memory without setting complicated parameters of 3GPP2! Simple operation
- High-speed change among Forward 13 data rate signal patterns (with Idle Slot) and Reverse 5 data rate signal patterns < 1 sec
- Supporting multi-carrier up to 8×
- Quick support is provided by updating the signal pattern files saved from PC memory card to internal memory.
 - IQ signal pattern file is downloaded to MG3681A via PC memory card (CompactFlash).
 - The I/Q mapping data of 8× over sampling is stored in Waveform data Memory.
 - 16× over sampling at multi-carrier



• Forward (13 patterns)



• Reverse (10 patterns)

Disco

- » for receiver test of Sector
- » for transmitter test of AT

Data Rate (kbps)	9.6	19.2	38.4	76.8	153.6
Reverse Rate Index	1	2	3	4	5
Code Rate	1/4	1/4	1/4	1/4	1/2
Bits per Physical Layer Packet	256	512	1,024	2,048	4,096
Number of Turbo Encoder Input Symbols	250	506	1,018	2,042	4,090
Turbo Encoder Code Rate	1/4	1/4	1/4	1/4	1/2
Encoder Output Block Length (Code Symbols)	1,024	2,048	4,096	8,192	8,192

MG3681A-E-I-1

	Number of Values per Physical Layer Packet						
Data Rate (kbps)	Slots	Bits	Code Rate	Modulation Type	TDM Chips (Preamble, Pilot, MAC, Data)		
38.4	16	1,024	1/5	QPSK	1,024 3,072 4,096 24,576		
76.8	8	1,024	1/5	QPSK	512 1,536 2,048 12,288		
153.6	4	1,024	1/5	QPSK	256 768 1,024 6,144		
307.2	2	1,024	1/5	QPSK	128 384 512 3,072		
614.4	1	1,024	1/3	QPSK	64 192 256 1,536		
307.2	4	2,048	1/3	QPSK	128 768 1,024 6,272		
614.4	2	2,048	1/3	QPSK	64 384 512 3,136		
1,228.8	1	2,048	1/3	QPSK	64 192 256 1,536		
921.6	2	3,072	1/3	8-PSK	64 384 512 3,136		
1,843.2	1	3,072	1/3	8-PSK	64 192 256 1,536		
1,228.8	2	4,096	1/3	16-QAM	64 384 512 3,136		
2,457.6	1	4,096	1/3	16-QAM	64 192 256 1,536		

Multi-carrier

Multi-carrier are stored in PC memory card as sample signal patterns.

- Forward Active Slot multi-carrier $(8\times, 4\times, 3\times, 2\times, 1\times)$
- Forward Idle Slot multi-carrier $(8\times, 4\times, 3\times, 2\times, 1\times)$
 - Frequency offset:

1.25 MHz

• Pilot Channel:

– PN Offset Index = 0 (f1), 1 (f2), 2 (f3), 3 (f4), 4 (f5), 5 (f6), 6 (f7), 7 (f8)

MAC Channel:

- MACIndex =

RA. 13 RPC Channel

- RABit = **PRBS** – RPCBit =

PRBS

• Frame length: 3 frame (Active Slot), 1 frame (Idle Slot)

Active Slot

• Traffic Channel: PN15fix

• Data Rate: 2457.6 kbps


• Preamble: 64 chip

• Modulation: 16QAM





Multi-carrier select







Downloading the signal pattern file from PC memory card






4 carriers Spurious Emissions (typ.)





Forward Active Slot

Forward Idle Slot







AWGN mixing

Single unit is performable dynamic range test of BS receiver.

- Mixing AWGN to CDMA2000 wanted signal
- High-accuracy and high-stability C/N
 - \rightarrow -30 ~ -30 dB, 0.1 dB resolution





Selecting AWGN bandwidth

 $> 2 \times 1.23 \text{MHz} = 2.46 \text{ MHz}$

 $3 \times 1.23 \text{MHz} = 3.69 \text{ MHz}$

 $4 \times 1.23 \text{MHz} = 4.92 \text{ MHz}$



Auxiliary signal Input

- » Front panel
 - Trigger
 - Synchronization of external frame clock
 - Frame trigger or start trigger is selectable
 - Used at Sector receiver test
 - Ref. Clock
 - Available at single carrier
 - Synchronization of external baseband reference clock
 - $8 \times \text{ chip rate } (8 \times 1228.4 \text{ kcps} = 9830.4 \text{ kHz})$
 - Used at start trigger
 External reference clock input on rear panel (10/13MHz) is also available






Auxiliary signal

- » Rear panel
 - RF Gate




Control signal of internal pulse modulator


- 8x Chip Clock
 - Available at single carrier
 - Baseband reference clock
 - 8× chip rate
 (8× 1228.4 kcps = 9830.4 kHz)
- Frame Trigger, Sequence Pulse
 - Forward (Active/Idle)



Output



Reverse






MX368133A CDMA2000 1xEV-DO IQproducerTM


- It is Windows application software which upgrades the functioning of MX368033A installed in the MG3681A.
- The IQ mapping data file for signal patterns, which are generated by MU368030A Universal Modulation Unit incorporated in the MG3681A is created.

 In R&D process of components, AN and AT, the functions to perform various evaluation of power amplifier and demodulation test are supported.



Reference setting files for easy setup


 Since the reference setting files for signal patterns of standard MX368033A is recorded, a signal pattern can be created easily only by editing a parameter changing.



MG3681A-E-I-1


Editing of various MAC channels

 Able to edit parameters for each frame and slot Multiplex of RA channels and RPC channels




Creating Forward multi-carrier

- Able to edit parameters for each carrier
- 1~9 MX368133A 1xEV-DO IQproducer (V1.00) Carrier Edit | Multicarrier Composition | Recall the Setting File Save the Setting File -Common Parameters Wave Data Length Over Sampling 16 🔻 Carrier Parameters Copy All Carrier ▼ Default All TOH Parameters MAC Index for Traffic Channel RPC/RAIGH Parameters Data Rate 12: 2457.6kbps (1slot) тон 2 6 TCH 4 8 Modulation Type -Initial Value of PN15 Reg (HEX) TCH Data PN15 Reg 1 7FFF Reg 2 387F Offset Index Reg 4 3C07 Carrier Default Carrier Calculate Save & Exit calculating the IQ mapping data counter = 1572864 haz = 8.377331e+003
- Up to 9 carriers
 - » 1.25MHz offset



Signal pattern combiner



Operating requirements

Personal computer

• OS: Windows 2000, XP recommendation

• CPU: $\geq 300 \text{MHz}$

• Memory: $\geq 128MB$ recommendation

• HDD: $\leq 512MB$ Occupied


• Display: $\geq 800 \times 600$ pixel

Peripheral equipment:

Reading CD-R

Saving to PC memory card(CompactFrash+PC card adapter)







Storing I/Q mapping data to Waveform data Memory of MU368030A



MX368034A PDC Packet Software



- Downlink/Uplink PDC user packet channel (UPCH) test signals for RCR STD-27 standard can be outputted by installing the MX368034A PDC Packet Software in the MU368030A Universal Modulation Unit.
- In R&D/production process of components, base stations (BS) and mobile stations (MS), the functions to support various applications are provided as the signal source for components and the wanted signal source for receiver test.






Support of test signal format

- Packet (Downlink up to 28.8 kbps) receiver test (BER) for BS/MS is performable due to the Frame/Slot format based on RCR STD-27.
- Just to select the signal patterns saved in large-capacity waveform memory without setting complicated parameters of RCR STD-27! Simple operation
- Changing among Downlink 3 data rate signal patterns and Uplink 1 data rate signal pattern (approx. 10 min)
- UPCH ⇔ TCH (MX368011A) High-speed change < 10 sec
- Quick support is provided by updating the waveform data saved from PC memory card to internal memory.
 - IQ signal pattern file is downloaded to MG3681A via PC memory card (CompactFlash).
 - The I/Q mapping data of 16× over sampling is stored in Waveform data Memory.



frame configuration

Physical channel for packet communication (UPCH)




• Super-frame is not supported



slot configuration


- Downlink physical channel for packet communication (UPCH)
 - » 280 bit
 - Scrambling Off



- » R Guard time for burst transient response 0000
 - » P Preamble
- » SW Synchronous word
 - Slot 0: S1(87A4B)
 - Slot 1: S2(9D236)
 - Slot 2: S3(81D75)
- » CC Color code 00000000
- » E Collision control bit

slot configuration

- Uplink physical channel for packet communication (UPCH)
 - » 280 bit
 - Scrambling Off



Auxiliary signal Input


- » Front panel
 - Trigger
 - Synchronization of external frame clock
 - Frame trigger or start trigger is selectable
 - Used at BS receiver test
 - Ref. Clock
 - Synchronization of external baseband reference clock
 - $16 \times \text{ symbol rate } (16 \times 21 \text{ ksps} = 336 \text{ kHz})$
 - Used at start trigger
 External reference clock input on rear panel (10/13MHz) is also available






Auxiliary signal

- » Rear panel
 - RF Gate




Control signal of internal pulse modulator


- 16x Symbol Clock
 - Baseband reference clock
 - $16 \times \text{symbol rate}$ ($16 \times 21 \text{ ksps} = 336 \text{ kHz}$)
- Frame Trigger, Sequence Pulse
 - Downlink



Output



Uplink511 frames





MX368035A PHS Signal Generation Software



- Downlink/Uplink PHS test signals (TCH) for RCR STD-28 standard can be outputted by installing the MX368035A PHS Signal Generation Software in the MU368030A Universal Modulation Unit.
- In R&D/production process of components, CS and PS, the functions to support various applications are provided as the signal source for components, the wanted signal source and the interfering signal source for receiver test.





Support of test signal format

- Receiver test (BER) for CS/PS test specifications is performable due to the $\pi/4DQPSK$ Frame/Slot format based on RCR STD-28 Version 4.0.
- Just to select the signal patterns saved in large-capacity waveform memory without setting complicated parameters of RCR STD-28!

Simple operation

- High-speed change the signal patterns < 1 sec
- Continuous modulated signal patterns for Advanced PHS on RCR STD-28 Version 4.0 are appended as sample file.


	16QAM	8PSK	QPSK	BPSK	kHzBW	ksps	α
- 1x:	PN9/15	PN9/15	PN9/15	PN9/15	: 288	192	0.5
- 3x:	PN9/15	PN9/15	PN9/15	PN9/15	: 884	640	0.38

- Quick support is provided by updating the signal pattern files saved from PC memory card to internal memory.
 - IQ signal pattern file is downloaded to MG3681A via PC memory card (CompactFlash).
 - The I/Q mapping data of 20× over sampling is stored in Waveform data Memory.



frame configuration

• $\pi/4$ DOPSK Traffic channel (TCH)



- Super-frame is not supported
- for the wanted signal source for receiver test
- π/4DQPSK
 PN9 continuous modulation
 - for the signal source for compornents
- $\pi/4$ DQPSK PN15 continuous modulation
 - for the interfering signal source for receiver test




slot configuration


- $\pi/4$ DQPSK Traffic channel (TCH)
 - 240 bit, 625 ms
 - Scrambling Off

						PRBS(PN9)		
R 4	SS 2	PR 6	UW 16	CI 4	SA 16	TCH 160	CRC 16	G 16
Ra	mp	tim	e for	traı	nsiei	nt response		


- R
- SS Start symbol 10
- Preamble 011001 PR
- Unique word UW
 - Uplink: E149
 - Downlink: 3D4C
- Channel identifier (TCH) CI 0000
- SA **SACCH** All "0"
- Guard time

Continuous modulated signal patterns select






Downloading the signal pattern file from PC memory card



Contrast of typical ACLR ≤ +5 dBm, Continuous modulation





Auxiliary signal Input

- » Front panel
 - Trigger
 - Synchronization of external frame clock
 - Frame trigger or start trigger is selectable
 - Used at CS receiver test
 - Ref. Clock
 - Synchronization of external baseband reference clock
 - $20 \times \text{ symbol rate } (20 \times 192 \text{ ksps} = 3,840 \text{ kHz})$
 - Used at start trigger
 External reference clock input on rear panel (10/13MHz) is also available






Auxiliary signal


Output


- » Rear panel
 - RF Gate



Control signal of internal pulse modulator

- Sampling Clock
 - Baseband reference clock
 - $20 \times$ symbol rate ($20 \times 192 \text{ ksps} = 3,840 \text{ kHz}$)
- Frame Trigger, Sequence Pulse
 511 frames






MU368060A AWGN





- AWGN for 3GPP(FDD/TDD) and 3GPP2(CDMA2000) standards can be outputted at real time by installing the MU368060A AWGN Unit in the MG3681A Digital Modulation Signal Generator.
- In R&D/production process of base stations(BS) and user equipment(UE), the function is provided as the AWGN source for receiver test.





AWGN test support

• 3GPP(FDD)

» At mounting MX368041B W-CDMA Software installed in MU368040A CDMA Modulation Unit together...

Single unit is performable

- Wanted signal source (W-CDMA modulation)
- Interfering signal source (W-CDMA modulation, CW)
- AWGN source

change < 10 sec


change < 10 sec

• 3GPP2(CDMA2000)

» At mounting MX368033A CDMA2000 1xEV-DO Signal Generation Software installed in MU368030A Universal Modulation Unit together...

Single unit is performable

- Wanted signal source (CDMA2000 1xEV-DO modulation)
- Interfering signal source (CDMA2000 modulation, CW)
- AWGN source






Ioc bandwidth level

Ioc [dBm] = AWGN level of 3.84MHz(3GPP) or 1.23MHz(3GPP2) bandwidth **To measure for high-accuracy**

- » By spectrum analyzer
 - Measuring total level (Pt)[dBm]
 - Measuring 3.84MHz or 1.23MHz bandwidth level (Pb)[dBm]
- » By power meter
 - Measuring total level (Pm)[dBm]
- \rightarrow Ioc = Pm + (Pb Pt)


Measuring per frequency --- Spectrum analyzer needlessness (accuracy ≤ ±0.6 dB)







Application







3GPP TS 25.141 (Release 5) W-CDMA 3GPP(FDD) 6 Transmitter

BS testing

Receiver Performance requirement

0	Performance requirement					
Section	Test	Wanted signal generator	Interfering signal generator	CW generator	AWGN generator	Others
6.4	Output power dynamics	MG3681A				Code
6.4.2	Power control steps	+MU368040A				domain
6.4.3	Power control dynamic range	+MX368041B				analyzer
0.110	1 char contact dynamic range	111111111111111111111111111111111111111	MG3681A			Spectrum
			+MU368040A			analyzer
6.6	Transmit intermodulation		+MX368041B			anaryzer
			(+MG3681A-42)			Circulator
7.2	Reference sensitivity level		(+WO3001A-42)			Circulator
7.3	Dynamic range				+MU368060A	
7.3	Dynamic range		MG3681A		TIVIOSOCOOA	MP1201C
7.4	Adjacent Channel Selectivity (ACS)		+MU368040A			BERT
7.4	Adjacent Charmer Selectivity (ACS)		+MX368041B			DLIXI
7.5	Blocking characteristics		MG3681A	MG3692A		MA1612A
7.5	biocking characteristics		+MU368040A	20GHz		3GHz
			+MX368041B	or		Combiner
7.6	Intermodulation characteristics		(+MU368010A)	MG3642A		Combine
			(+MX368012A)	2.08GHz		
7.8	Verification of the internal BER calculation		(+W/X300012A)			
8.2	Demodulation in static propagation conditions	MG3681A			+MU368060A	
8.3	Demodulation of DCH in multipath fading conditions	+MU368040A			TIVIOSOCOOA	
8.4	Demodulation of DCH in moving propagation conditions	+MX368041B			MG3681A	Fading
8.5	Demodulation of DCH in hioving propagation conditions Demodulation of DCH in birth/death propagation conditions	TIVI//300041D			+MU368060A	simulator
8.6	Verification of the internal BLER calculation					
8.8	RACH performance					
8.8.1	RACH preamble detection in static propagation conditions					
8.8.2	RACH preamble detection in multipath fading case 3				(14000044)	/ C = -1:
8.8.3	Demodulation of RACH message in static propagation conditions				(MG3681A)	(Fading
8.8.4	Demodulation of RACH message in multipath fading case 3				+MU368060A	simulator)
8.9	CPCH performance					
8.9.3	Demodulation of RACH message in static propagation conditions					
8.9.4	Demodulation of RACH message in multipath fading case 3				M. 10000000	
8.10	Site Selection Diversity Transmission (SSDT) Mode				+MU368060A	

/Inritsu

Transmitter test

Connection example

Wanted signal generator MG3681A

+MU368040A+MX368041B

Code domain analyzer MS8608A/8609A

+MX860801B/860901B

Start trigger

Reference clock

Power control test

Interfering signal generator

MG3681A


+MU368040A+MX368041B

(+MG3681A-42)

Spectrum analyzer

MS8608A/8609A

+MX860801B/860901B



Controller

- Launches the Inner loop power control in the possible state by FTM Factory Test Mode control.
- Launches in the transmitting state by FTM Factory Test Mode control.



Receiver test Connection example

Interfering signal generator

CW generator

(AWGN generator)

MG3681A

+MU368040A+MX368041B

(+MU368010A+MX368012A)

(+MU368060A)

Wanted signal generator (+ AWGN generator)


MG3681A

+MU368040A+MX368041B

(+MU368060A)

CW generator

(MG3692A)



- Start trigger
 - Front panel [Clock/Trig] Input
 - 40 ms \times n clock

e.g. SFN reset timing of Downlink BCHO (2044 frame ×10 ms), BFN timing(4096 frame ×10 ms)

Reference clock

Apply only one


- Front panel [Ref. Clock] Input
 - 3.84 MHz, 2× 3.84 MHz (7.68 MHz), 4× 3.84 MHz (15.36 MHz)
- Rear panel [10MHz/13MHz Ref] Input
 - 10 MHz, 13 MHz
- Controller
 - Launches UL RMC in the receivable state by FTM Factory Test Mode control.
 - Checks the CRC per demodulated transport block (DTCH) and calculates the BLER.



Timing synchronization Setup example


Start trigger delay

» Set the timing to which BS can receive UL RMC



Timing sync. Setup example

- Setting External Start trigger
 - » Captures/ Synchronizes the Trigger only once
- Reference clock:
 - » [Ref. Clock] Input applicable case
 - Reference Clock Source : [Ext]
 - Reference Clock / Chip Clock:
 - [1] at 3.84 MHz
 - [2] at 2× 3.84 MHz
 - [4] at 4× 3.84 MHz
 - » [10MHz/13MHz Ref] Input applicable case
 - Reference Clock Source : [Int]
- Start trigger delay
 - -38,353.5 ~ +65,536 chip1/2 chip resolution
- Trigger recapture/ synchronization



Scrambling code sync.

Setup example

Long scrambling code


- » 38,400 chip (10 ms) length
 - Created from two (x_n, y) binary m-sequences of 25 bit length
- » Applies HPSK modulation at spreading
 - HPSK: QPSK modulation and $\pi/2$ BPSK modulation alternate per chip timing.
 - Crest factor is lowered without shifting the phase by 180°.

• Set $x_n(23) \sim x_n(0)$ receivable by BS in hexadecimal

» $C_{long,2,n}$ shifts $C_{long,1,n}$ by 16,777,232 chip

Short scrambling code

- » To mitigate the reception processing of BS when applying interference canceler
- » 256 chip length




- UL RMC 12.2 kbps
- UL RMC 64 kbps
- UL RMC 144 kbps
- UL RMC 384 kbps
- Generating the error 1% in DTCH
 - » Verification of the internal BER/BLER calculation test













UL RMC CPCH

- TB size: 168 bits, 360 bits







- UL RMC 12.2 kbps
 - » SSDT test
 - Cell ID transmitted by UE: A, B





Set TPC command for Inner loop power control

- » 60 TPC command (60 slots) cycle
 - Power control steps test
 Transmitter power control step tolerance
 - [555 5555 5555 5555] _H

Transmitter aggregated power control step range

- [003 FF00 3FF0 03FF] _H 0000 0000 0011 1111 1111 0000 ... 1111
- Power control dynamic range test
 - [000 0000 3FFF FFFF] _H 0000 ... 0011 ... 1111 (0^{30bits}1^{30bits})






Interfering signal generator

Setup example

W-CDMA

- » UL RMC 64 kbps
- » Set the scrambling code different from wanted signal
 - **-** [00 00**1**0]
 - in case of Wanted signal: [00 0000]
- » ACP priority filter

```
1922.500 000 00 MHz
                                                                  Channel
                                                                   1-3
Level - 52.00 dBm
                                                                  Channel
                                                                    4-8
               : [On ]
                           I/Q Mod. : [Int] Pulse Mod. : [Int]
                                                                  Channel
               : [W-CDMAl
                               W-CDMA Phase : [1]
Chip Rate : [3.840 000Mcps]
                                                                  -12 & Add
 Simulation Link : [Up Link ]
                               Roll Off Ratio: [0.22]
                               Pattern Select : [ 0] Internal
Eilter Mode
Maximum Code Number : [
Ch. 1 : [On ] Power : [- 0.0dB]
Ch. 2 : [Off] Power : [-40.0dB]
    3 : [Off] Power : [-40.0dB]
                                                                 Even Level
Ch. 4 : [Off] Power : [- 3.1dB]
                                Ch. 5
                                       : [Off] Power : [-40.0dB]
Ch. 6 : [Off] Power : [-40.0dB]
                                Ch. 7 : [Off] Power : [-40.0dB]
                                Ch. 9 : [Off] Power : [-40.0dB]
   8 : [Off] Power : [-40.0dB]
Ch.10 : [Off] Power : [-40.0dB]
                                Ch.11 : [Off] Power : [-40.0dB]
Ch.12 : [Off] Power : [-40.0dB]
                                Add Ch : Off Power : [-40.0dB]
```





Interfering signal generator

Setup example

- Test Model 1
 - » Transmit intermodulation test
 - » ACP priority filter

GMSK modulation

» Blocking characteristics, Intermodulation characteristics test





AWGN generator

Setup example

Scrambling Type : [Long] Scrambling Code Period : : 1[00 0000] C long,1,n y : 0 12 0040 C long,2,n y

Level - 70.70 dBm

: [RNYQ] : [EVM]

Simulation Link : [Up Link]

Scrambling Code Generator 3

Chip Offset

Trigger Delav Noise Bandwidth

/O. Phase


AWGN mixing

- C/N = Wanted signal/AWGN
 - Dynamic range test
 - C/N: [-16.8dB] Wanted -89 8dBm Noise -73.0dBm
 - Demodulation in static propagation conditions test
 - C/N: [-19.5dB] Wanted -103 5dBm Noise -84 0dBm $(R_h:12.2 \text{ kbps}, E_b/N_o: 5.5 \text{ dB})$ $= 10\log_{10}(R_b/3.84\times10^6) + E_b/N_o$

12.2 kbps: -24.98 64 kbps: -17.78 144 kbps: -14.26 384 kbps: -10

```
1922.500 000 OC
Freq.
```

AWGN source



- 70.81 dBm Level

Mem.

CDMA(2/2

& Others

ower Cont

Program

Warning

Pattern Clear

Pattern

Down Load

Normal

-2.19dB

MHz

Mem.

: [3.840 000Mcps]

: [Off] Power : [-40.0dB]

I/Q Mod. : [Int] Pulse Mod. : [Int]

Pattern Select : [18] ULRMC12k

Roll Off Ratio : [0.22]

W-CDMA Phase

Chip Rate

Baseband : [On] I/Q Mod. : [Int] Pulse Mod. : [Int]

Bandwidth

System : [NOISE1] Noise : [5.760MHz] Calculated : [3.840MHz] Calculated Level :

> (Absolute) : -73.00dBm

W-CDMA ^{3GPP(FDD)}

UE testing

3GPP TS 25.101 (Release 5)
6 Transmitter
7 Receiver
* TS 34.121 (Release 5)
* 5 Transmitter
* 6 Receiver

	Neceivei 0 Neceivei					
Section	Test	Wanted signal generator	Interfering signal generator	CW generator	AWGN generator	Others
6.4	Output power dynamics					(Slot) Pwr
6.4.2	Inner loop power control in the uplink					meter
6.4.3	Minimum output power					Circulator
7.3	Reference sensitivity level					
7.4	Maximum input level					
7.4.1	DPCH					
7.4.2	HS-PDSCH for 16QAM					1
7.5	Adjacent Channel Selectivity (ACS)	MG3681A +MU368040A	MG3681A +MU368040A +MX368041B			MP1201C BERT
7.6	Blocking characteristics	+MX368041B	MG3681A +MU368040A +MX368041B +(MU368010A) +(MX368012A)	MG3692A 20GHz or		MA1612A 3GHz Combiner
7.7	Spurious response			MG3633A		
7.8	Intermodulation characteristics		MG3681A +MU368040A +MX368041B	2.7GHz		



W-CDMA ^{3GPP(FDD)}

UE testing

3GPP TS 25.101 (Release 5)

* TS 34.121 (Release 5)

8 Performance requirement

* 7 Performance requirements

Performance requirement (HSDPA)


9	renomance requirement (113DFA)					
Section	Test	Wanted signal generator	Interfering signal generator	CW generator	AWGN generator	Others
8.2	Demodulation in static propagation conditions					
8.2.3	Demodulation in Dedicated Channel (DCH)	MG3681A				
8.3	Demodulation of DCH in multi-path fading propagation conditions	+MU368040A				MAAGADA
8.4	Demodulation of DCH in moving propagation conditions	+MX368041B				MA1612A 3GHz
8.5	Demodulation of DCH in birth-death propagation conditions					Combiner
8.6	Demodulation of DCH in downlink Transmit diversity modes	MG3681A x2				Combine
8.6.1	Demodulation of DCH in open-loop transmit diversity modes	+MU368040A				Fading
		+MX368041B			MG3681A	simulator
8.9	Downlink compressed mode				+MU368060A	
8.10	Blind transport format detection					(Fading
8.12	Demodulation of Paging Channel	MG3681A				simulator)
9.2	Demodulation of HS-DSCH (FRC)	+MU368040A				MA1612A
9.2.1	Single Link performance	+MX368041B				3GHz
9.2.1	Single Link performance	TWXOOOOTIB				Combiner
9.3	Reporting of Channel Quality Indicator (CQI)					(Fading
0.0	Troporting of original addition (odi)					simulator)



Transmitter test

Connection example

Wanted signal generator MG3681A +MU368040A+MX368041B




(Slot) Power meter MS8608A/8609A +MX860801B/860901B

Controller

• Launches the Inner loop power control in the possible state by FTM Factory Test Mode control.

Receiver test Connection example



Controller


- Launches DL RMC in receivable state by FTM Factory Test Mode control.
- Checks the CRC per demodulated transport block (DTCH) and calculates the BLER.



Scrambling code sync.

Setup example

- Long scrambling code
 - Created from Gold sequences of 18 bit length
 - » Applies QPSK modulation at spreading
- Set the Scrambling code receivable by UE in hexadecimal
 - $\sim 0 \sim 3FFFF (2^{18}-1)$
 - Primary scrambling code: $16 \times (8 \times j + k)$ = $0 \sim 01FF0$
 - Secondary scrambling code: $16 \times (8 \times j + k) + (1 \sim 15)$
 - 64 Scrambling code group
 - 8 Primary scrambling code
- $j=0 \sim 63$ $k=0 \sim 7$



Synchronization code sync.

Setup example

Applicable codes for SCH spreading modulation

• When scrambling code group (j) was changed... Set in reference to 3GPP TS 25.213 5.2.3.2

Table 4: Allocation of SSCs for secondary SCH

» Due to the pair with SSC Secondary Synchronisation Code allocation for S-SCH.

```
CH1 - CH3
CDMA Channel 1-3
Channel 1 (Symbol Rate
                        15.00Ksps)
                                                                  PhCH Edit
 Channel Type : [P-CCPCH ]
                                Channelization Code: [ 1]
                       OSymbol] Scrambling Code Gen.: [ 1]
                                                                     CH2
Channel 2 (Symbol Rate
                         15.00Ksps)
                                                                   PhCH Edit
 Channel Type : [P-CCPCH
                                 Channelization Code: [ 1]
                       OSymbol] Scrambling Code Gen.: [ 1]
Channel 3 (Symbol Rate
                       15.00Ksps)
 Channel Type
              : [P-CCPCH ]
                                                                  PhCH Edit
                                 Channelization Code : [
                                Scrambling Code Gen.: [
 -CCPCH Setup for Channel
 Primary Synchronization Code: 39pp
 Secondary Synchronization Code Allocation
                  Slot Code
                                                  Slot Code
                                   9:[10]
                                                   13 : [15]
    2 : [1]
                    6:[10]
                                   10:[16]
                                                   14 : [ 7]
                                                   15 : [16]
                                                                    Return
                                                   Ref. Clock
```



For reference: 3GPP TS 25.213 (Release 5) Table 4

Group 0: Default setting

Group of Deruut setting															
Scrambling								t num	ber						
Code Group	#0	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	#13	#14
Group 0	1	1	2	8	9	10	15	8	10	16	2	7	15	7	16
Group 1	1	1	5	16	7	3	14	16	3	10	5	12	14	12	10
Group 2	1	2	1	15	5	5	12	16	6	11	2	16	11	15	12
Group 3	1	2	3	1	8	6	5	2	5	8	4	4	6	3	7
Group 4	1	2	16	6	6	11	15	5	12	1	15	12	16	11	2
Group 5	1	3	4	7	4	1	5	5	3	6	2	8	7	6	8
Group 6	1	4	11	3	4	10	9	2	11	2	10	12	12	9	3
Group 7	1	5	6	6	14	9	10	2	13	9	2	5	14	1	13
Group 8	1	6	10	10	4	11	7	13	16	11	13	6	4	1	16
Group 9	1	6	13	2	14	2	6	5	5	13	10	9	1	14	10
Group 10	1	7	8	5	7	2	4	3	8	3	2	6	6	4	5
Group 11	1	7	10	9	16	7	9	15	1	8	16	8	15	2	2
Group 12	1	8	12	9	9	4	13	16	5	1	13	5	12	4	8
Group 13	1	8	14	10	14	1	15	15	8	5	11	4	10	5	4
Group 14	1	9	2	15	15	16	10	7	8	1	10	8	2	16	9
Group 15	1	9	15	6	16	2	13	14	10	11	7	4	5	12	3
Group 16	1	10	9	11	15	7	6	4	16	5	2	12	13	3	14
Group 17	1	11	14	4	13	2	9	10	12	16	8	5	3	15	6
Group 18	1	12	12	13	14	7	2	8	14	2	1	13	11	8	11
Group 19	1	12	15	5	4	14	3	16	7	8	6	2	10	11	13
Group 20	1	15	4	3	7	6	10	13	12	5	14	16	8	2	11
Group 21	1	16	3	12	11	9	13	5	8	2	14	7	4	10	15
Group 22	2	2	5	10	16	11	3	10	11	8	5	13	3	13	8
Group 23	2	2	12	3	15	5	8	3	5	14	12	9	8	9	14
Group 24	2	3	6	16	12	16	3	13	13	6	7	9	2	12	7
Group 25	2	3	8	2	9	15	14	3	14	9	5	5	15	8	12
Group 26	2	4	7	9	5	4	9	11	2	14	5	14	11	16	16
Group 27	2	4	13	12	12	7	15	10	5	2	15	5	13	7	4
Group 28	2	5	9	9	3	12	8	14	15	12	14	5	3	2	15
Group 29	2	5	11	7	2	11	9	4	16	7	16	9	14	14	4
Group 30	2	6	2	13	3	3	12	9	7	16	6	9	16	13	12
Group 31	2	6	9	7	7	16	13	3	12	2	13	12	9	16	6

Scrambling							slo	t num	ber						
Code Group	#0	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	#13	#14
Group 32	2	7	12	15	2	12	4	10	13	15	13	4	5	5	10
Group 33	2	7	14	16	5	9	2	9	16	11	11	5	7	4	14
Group 34	2	8	5	12	5	2	14	14	8	15	3	9	12	15	9
Group 35	2	9	13	4	2	13	8	11	6	4	6	8	15	15	11
Group 36	2	10	3	2	13	16	8	10	8	13	11	11	16	3	5
Group 37	2	11	15	3	11	6	14	10	15	10	6	7	7	14	3
Group 38	2	16	4	5	16	14	7	11	4	11	14	9	9	7	5
Group 39	3	3	4	6	11	12	13	6	12	14	4	5	13	5	14
Group 40	3	3	6	5	16	9	15	5	9	10	6	4	15	4	10
Group 41	3	4	5	14	4	6	12	13	5	13	6	11	11	12	14
Group 42	3	4	9	16	10	4	16	15	3	5	10	5	15	6	6
Group 43	3	4	16	10	5	10	4	9	9	16	15	6	3	5	15
Group 44	3	5	12	11	14	5	11	13	3	6	14	6	13	4	4
Group 45	3	6	4	10	6	5	9	15	4	15	5	16	16	9	10
Group 46	3	7	8	8	16	11	12	4	15	11	4	7	16	3	15
Group 47	3	7	16	11	4	15	3	15	11	12	12	4	7	8	16
Group 48	3	8	7	15	4	8	15	12	3	16	4	16	12	11	11
Group 49	3	8	15	4	16	4	8	7	7	15	12	11	3	16	12
Group 50	3	10	10	15	16	5	4	6	16	4	3	15	9	6	9
Group 51	3	13	11	5	4	12	4	11	6	6	5	3	14	13	12
Group 52	3	14	7	9	14	10	13	8	7	8	10	4	4	13	9
Group 53	5	5	8	14	16	13	6	14	13	7	8	15	6	15	7
Group 54	5	6	11	7	10	8	5	8	7	12	12	10	6	9	11
Group 55	5	6	13	8	13	5	7	7	6	16	14	15	8	16	15
Group 56	5	7	9	10	7	11	6	12	9	12	11	8	8	6	10
Group 57	5	9	6	8	10	9	8	12	5	11	10	11	12	7	7
Group 58	5	10	10	12	8	11	9	7	8	9	5	12	6	7	6
Group 59	5	10	12	6	5	12	8	9	7	6	7	8	11	11	9
Group 60	5	13	15	15	14	8	6	7	16	8	7	13	14	5	16
Group 61	9	10	13	10	11	15	15	9	16	12	14	13	16	14	11
Group 62	9	11	12	15	12	9	13	13	11	14	10	16	15	14	16
Group 63	9	12	10	15	13	14	9	14	15	11	11	13	12	16	10



- DL RMC 12.2 kbps
 - » Receiver test

- DL RMC 12.2 kbps
 - » Maximum input level (DPCH), Performance requirement test
 - OCNS multiplexing





- DL RMC 12.2 kbps
- DL RMC 64 kbps
- DL RMC 144 kbps
- DL RMC 384 kbps
 - » Performance requirement test
- DL RMC 12.2 kbps DPCCH with 4 pilot bits as phase reference
 - » Demodulation of DCH in multipath fading propagation conditions (Case 7) Test 21~25 test





• DL compressed mode


- » Downlink compressed mode test
 - Test 1,2: Reference pattern 1 Set 1
 - DL SF/2 (Spreading factor reduction)
 - Test 3,4: Reference pattern 1 Set 2
 - DL Puncturing
 - Reference pattern 2 Set 1
 - Reference pattern 2 Set 2
 - DL SF/2 (Spreading factor reduction)
 - Reference pattern 2 Set 3
 - DL Puncturing

DL RMC BTFD

- » Blind transport format detection test
 - Test 1,4: 12.2 kbps (Rate 1)
 - Test 2,5: 7.95 kbps (Rate 2)
 - Test 3,6: 1.95 kbps (Rate 3)

DL PCH

» Demodulation of Paging Channel test





Interfering signal generator

Setup example


- ACP priority filter
 - OCNS multiplexing




AWGN generator

Setup example

AWGN source



Open-loop TX Diversity mode test Connection example



- Start trigger
 - Front panel [Clock/Trig] Input
- Reference clock
 - Rear panel [10MHz Buff] Output
 - Rear panel [10MHz/13MHz Ref] Input
- Controller
 - Launches DL RMC in receivable state by FTM Factory Test Mode control.
 - Checks the CRC per demodulated transport block (DTCH) and calculates the BLER.




- DL RMC 12.2 kbps
 - » Demodulation of DCH in open-loop Transmit diversity mode test
 - Antenna 1
 - Antenna 2
- Setting External Start trigger
 - » Captures/ Synchronizes the Trigger only once
- Trigger recapture/ synchronization



Ref. Clock I/Q Input

Data (CH4) Clock/Trig PWR CONT



- Set TPC command for Inner loop power control
 - » 60 TPC command (60 slots) cycle
 - Step A (1 dB step {0})
 - [82A BE82 ABE8 2ABE] _H 1000 0010 1010 1011 1110 ...
 - Step B $(1 dB step \{0,0,0,0,+1\})$
 - [FFF FFFF FFFF FFFF] _H
 - Step C (1 dB step $\{0,0,0,0,-1\}$)
 - [000 0000 0000 0000] _H
 - Step D (1 dB step {+1})
 - [FFF FFFF FFFF FFFF] _H
 - Step E (1 dB step {-1})
 - [000 0000 0000 0000] _H
 - Step F (1 dB step {+1})
 - [FFF FFFF FFFF FFFF] _H



- Step G (2 dB step {-1})
 - [000 0000 0000 0000] _H
- Step F (2 dB step {+1})
 - [FFF FFFF FFFF FFFF] _H
- Minimum output power test
 - [000 0000 0000 0000] _H



HSDPA demodulation test Connection example

Wanted signal generator

MG3681A

+MU368040A+MX368041B

+MX368041B-11

Signal analyzer (MS8600/MS2680)





Table C.8: Downlink physical channels for HSDPA receiver testing for Single Link performance.

Physical Channel	Parameter	Value	Note
P-CPICH	P-CPICH_Ec/lor	-10dB	
P-CCPCH	P-CCPCH_Ec/lor	-12dB	Mean power level is shared with SCH.
SCH	SCH_Ec/lor	-12dB	Mean power level is shared with P-CCPCH – SCH includes P- and S-SCH, with power split between both. P-SCH code is S_dl,0 as per TS25.213 S-SCH pattern is scrambling code group 0
PICH	PICH_Ec/lor	-15dB	
DPCH	DPCH_Ec/lor	Test-specific	12.2 kbps DL reference measurement channel as defined in Annex A.3.1
HS-SCCH_1	HS-SCCH_Ec/lor	Test-specific	Specifies fraction of Node-B radiated power transmitted when TTI is active (i.e. due to minimum inter-TTI interval).
HS-SCCH_2	HS-SCCH_Ec/lor	DTX'd	No signalling scheduled, or power radiated, on this HS-SCCH, but signalled to the UE as present.
HS-SCCH_3	HS-SCCH_Ec/lor	DTX'd	As HS-SCCH_2.
HS-SCCH_4	HS-SCCH_Ec/lor	DTX'd	As HS-SCCH_2.
HS-PDSCH	HS-PDSCH_Ec/lor	Test-specific	·
OCNS		Necessary power so that total transmit power spectral density of Node B (lor) adds to one	OCNS interference consists of 6 dedicated data channels as specified in table C.12.

EVM test

• HS-PDSCH, DPCH, ...



Discover What's Possible™

Slide 173 MG3681A-E-I-1

HSDPA Baseband test

Connection example

Wanted signal generator

MG3681A

- +MG3681A-11
- +MU368040A+MX368041B
- +MX368041B-11




Figure A.17: Coding rate for Fixed reference Channel H-Set 3 (16QAM)

HSDPA CQI test


Connection example

Wanted signal generator

MG3681A

+MU368040A+MX368041B

+MX368041B-11



(AWGN generator)


MG3681A +MU368060A


Controller

- Launches DL FRC in receivable state by FTM Factory Test Mode control.
- Monitors CQI Channel Quality Indicator on UL HS-DPCCH and calculates BLER of DL HS-PDSCH.



DL FRC








RF/IF components test

Connection example



Spurious elimination filter

(MA2512A)

 Unwanted signals can be eliminated by connecting the filter if the spurious of signal source obstructs the evaluation.

Spurious of MG3681A

660 MHz (IF leakage)

+660 MHz offset (Local leakage)

2×freq./3×freq. (2nd/3rd harmonics)



Downlink signal


BS transmitter test

- Test Model 1
 - » Single carrier
 - » multi-carrier (2 carriers)
- Test Model 2
- Test Model 3
- Test Model 4
- Test Model 5
 - » Single carrier
 - » multi-carrier (2 carriers)

ACP priority filter

- » Spectrum emission mask
- » ACLR
- » Spectrum emissions

Setup example








- Test Model 1
 - » 64 DPCH
 - Single carrier

- 2 carriers








- Test Model 5
 - » 30 DPCH + 8 HS-PDSCH
 - Single carrier

- 2 carriers






Downlink signal

Setup example

UE receiver test

- DL RMC 12.2 kbps
 - of or RX test.
 - y for Performance test
- DL RMC 64 kbps
- DL RMC 144 kbps
- DL RMC 384 kbps





Uplink signal Setup example

UE transmitter test BS receiver test

- UL RMC 12.2 kbps
- UL RMC 64 kbps
- UL RMC 144 kbps
- UL RMC 384 kbps

ACP priority filter

Transmitter test

- » Spectrum emission mask
- » ACLR
- » Spectrum emissions








• UL RMC

» 12.2 kbps

Table A.1: Reference measuremet channels for UL DCH

	Parameter		OCH for [DTCH / DC	H for DCC	H	Unit					
DPDCH	Information bit rate	12,2/2,4	64/2,4	144/2,4	384/2,4	2048/2,4	kbps					
	Physical channel	60/15	240/15	480/15	960/15	960/15	kbps					
	Spreading factor	64	16	8	4	4						
	Repetition rate	22/22	19/19	8/9	-18/-17	-7/-7	%					
	Interleaving	20	40	40	40	80	ms					
	Number of DPDCHs	1	1	1	1	6						
DPCCH	Dedicated pilot		6									
	Power control		2									
	TFCI		bit/slot									
	FBI		0/2									
	Spreading factor			256								
Power rati		-2,69	-5,46	-9,54	-9,54	-9,54	dB					
Amplitude DPCCH/D	ratio of	0,7333	0,5333	0,3333	0,3333	03333						
Note:												

» 384 kbps






Peak Clipping of modulation signal Setup example

- Useful for the evaluation of crest factor (CCDF)
 - » Limiting the peak level of I/Q amplitude before FIR filtering
 - I or Q RMS level

+


 $0 \sim 20$ dB, 0.1 dB resolution

- Measure CCDF of output signal (after FIR filtering) by signal analyzer (MS8608A/09A), and adjust the level to limit.
- ACLR of output signals is not deteriorated because of no distortion caused by clipping.
 - Extreme clipping deteriorates waveform quality.
- » Scalar clipping
 - Limiting I or Q amplitude level





Multi-carrier signal source







/Inritsu

GSM/EDGE

Signal source
MG3681A
+MU368010A+MX368012A
or
+MU368030A+MX368031A

Reference clock



Downlink/Uplink signal


Setup example

MX368012A

- » GMSK modulation
 - Data + GP Guard period (8.25 symbol)
 Burst format
 - Normal burst format for TCH
 - Access burst format for RACH
 - Continuous modulation format

MX368031A

- » 8PSK modulation
 - Continuous modulation format
- » GMSK modulation
 - Continuous modulation format









CDMA2000 1xEV-DO 3GPP2

AN Access Network testing

3GPP2 C.S0032 -0 v2.0

3.1.1 Receiver Minimum Standards3.1.1 Transmitter Minimum Standards


0.1.1	Transmitter Williman Clandards					
Section	Test	Wanted signal generator	Interfering signal generator	CW generator	AWGN generator	Others
3.1.1.3.1	Data Channel Demodulation Performance (Case 1: without closed loop power control)				+MU368060A +MU368040A	
3.1.1.4.1	Receiver Sensitivity					
3.1.1.4.2	Receiver Dynamic Range				+MU368060A +MU368040A	
3.1.1.4.3	Single Tone Desensitization		MG3681A or 3GHz	MG3642A 2.08GHz		
3.1.1.4.4	Intermodulation Spurious Response Attenuation	MG3681A	MG3681A			
3.1.1.4.5	Adjacent Channel Selectivity	+MU368030A +MX368033A	MG3681A +MU368030A +MX368031A			MA1612A 3GHz
3.1.1.4.6	Receiver Blocking Characteristics		MG3681A or 3GHz	MG3692A 20GHz or MG3642A 2.08GHz		Combiner
3.1.1.6	Received Signal Quality Indicator (RSQI)				+MU368060A +MU368040A	
3.1.2.4.3	Inter-Sector Transmitter Intermodulation		MG3681A +MU368030A +MX368031A			Spectrum analyzer Circulator
			(+MG3681A-42)			Circulator



Inter-Sector Transmitter Intermodulation test Connection example

Interfering signal generator

MG3681A +MU368030A+MX368031A (+MG3681A-42)



Spectrum analyzer

MS8608A/8609A +MX860804A/860904A

Controller

• Launches in the transmitting state by FTM Factory Test Mode control.



Receiver test Connection example

Combiner

(MA1612A)

Start trigger

Reference clock

Interfering signal generator CW generator

(AWGN generator)

MG3681A

+MU368030A+MX368031A

(+MU368060A)

Wanted signal generator (+ AWGN generator)

MG3681A

+MU368030A+MX368033A

(+MU368060A+MU368040A)

CW generator (MG3692A)





- Start trigger
 - Front panel [Trigger] Input

Apply only one

- 26.66... ms clock (Short sequence rollover)
- 426.66... ms clock (Control Channel Cycle)
- 2 sec (Even second time mark)
- Reference clock

Apply only one

- Front panel [Ref. Clock] Input
 - 8× 1.2288 MHz (9.8304 MHz)
- Rear panel [10MHz/13MHz Ref] Input
 - 10 MHz, 13 MHz
- Controller
 - Launches Reverse Traffic channel in receivable state by FTM Factory Test Mode control.
 - Checks the CRC per demodulated Traffic channel packet and calculates the PER.




Controller

PER calculation

Timing synchronization Setup example

Start trigger delay

» Set the timing to which AN can receive Reverse Traffic channel



Timing sync. Setup example

Setting External Start trigger


» Captures/ Synchronizes the Trigger only once

Reference clock:

- » [Ref. Clock] Input applicable case
 - Reference Clock : [Ext(TTL)]
 - 8× 1.2288 MHz (9.8304 MHz)
- » [10MHz/13MHz Ref] Input applicable case
 - Reference Clock : [Int]

Start trigger delay

- 0 ~ 16,777,215 /8 chip1/8 chip resolution
- » Delay from Trigger
 - + 9/8 chip
 - 1.125 ~ 2,097,153 chip



Trigger recapture/ synchronization

Long Code Mask sync.

Reverse Traffic Channel Long Code Mask

» 42-bit MI_{RTCMAC}

BIT	41	40	39	38	37	36	35	~			$\frac{31}{30}$	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	60	80	07	90	90	04	03	02	0.1	00
MI _{RTCMAC}	1	1	1	1	1	1	1	1	1	1												Рε	ern	nu	ıte	d	(A]	ΓI _L	СМ)											

- » 42-bit MQ_{RTCMAC}
 - Derived from MI_{RTCMAC}
 - $MQ_{RTCMAC}[k] = MI^{RTCMAC}[k-1],$ for k = 1,...,41
 - $\begin{aligned} \mathbf{MQ}_{\mathrm{RTCMAC}}[0] &= \mathbf{MI}_{\mathrm{RTCMAC}}[0] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[1] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[2] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[4] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[5] \oplus \\ \mathbf{MI}_{\mathrm{RTCMAC}}[6] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[9] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[15] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[16] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[17] \oplus \\ \mathbf{MI}_{\mathrm{RTCMAC}}[18] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[20] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[21] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[24] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[25] \oplus \\ \mathbf{MI}_{\mathrm{RTCMAC}}[26] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[30] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[32] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[34] \oplus \mathbf{MI}_{\mathrm{RTCMAC}}[41] \end{aligned}$
 - ⊕: XOR

Setting AN

- MI_{RTCMAC} 3FF00000000
- » MQ_{RTCMAC} 3FE00000001




Wanted signal generator Setup example

Reverse Traffic Channel

Data Rate

- » 9.6 kbps
- » 19.2 kbps
- » 38.4 kbps
- » 76.8 kbps
- » 153.6 kbps





Interfering signal generator


Setup example


HRPD signal

- CDMA2000 1xEV-DO Reverse Traffic Channel
- » Adjacent Channel Selectivity test

• Sector 2 (Interferer)

» Inter-Sector Transmitter Intermodulation test







AWGN generator

Setup example

AWGN mixing

- C/N = Wanted signal/AWGN
 - Dynamic range test
 - C/N: [1.2dB] Wanted -63 8dBm Noise -65 0dBm
 - RSOI test
 - C/N: [1.0dB]

Wanted -83 0dRm Noise -84 0dRm (Data rate: 153.6 kbps.


Data E_b/N_t : 8 dB,

DataChannelGain: 18.5 dB)

E_b Data rate 1+ChannelGain $\overline{I_{oc}} = \overline{N_t} \times 1.23 \times 10^6 \times \text{ ChannelGain}$

```
900.000 000 00 MHz
Freq.
Level - 59.53 dBm
                      I/Q Mod. : [Int] Pulse Mod. : [Int]
                                                   Restart
       · [23:RVS 153 6khps RT]
                       Trigger Delav : [
  Trigger Source : [Int ]
 Reference Clock : [Int
```

AWGN source



900.000 000 00 MHz Freq.

62.91 dBm Level

Mem.

Normal

Baseband : [On] I/Q Mod. : [Int] Pulse Mod. : [Int]

Bandwidth

System: [NOISE1] Noise: [1.800MHz] Calculated:

MG3681A-E-I-1


CDMA2000 1xEV-DO 3GPP2 AT Access Terminal testing

3GPP2 C.S0033 -0 v2.0

3.1.1 Receiver Minimum Standards

Section	Test	Wanted signal	Interfering signal	CW generator	AWGN generator	Others
		generator	generator	goriorator		
3.1.1.2.1	Demodulation of Forward Traffic Channel in AWGN				+MU368060A +MU368040A	
3.1.1.2.2	Demodulation of Forward Traffic Channel in Multipath Fading Channel				MG3681A +MU368060A	Channel simulator, Combiner
3.1.1.3.1	Receiver Sensitivity and Dynamic Range					
3.1.1.3.2	Single Tone Desensitization	MG3681A	MG3681A or 3GHz	MG3642A 2.08GHz		
3.1.1.3.3	Intermodulation Spurious Response Attenuation	+MU368030A	MG3681A			
3.1.1.3.4	Adjacent Channel Selectivity	+MX368033A	MG3681A +MU368030A +MX368031A			MA1612A 3GHz
3.1.1.4.5	Receiver Blocking Characteristics		MG3681A or 3GHz	MG3692A 20GHz or MG3642A 2.08GHz		Combiner

Receiver test Connection example




- Controller
 - Launches Forward Traffic channel in receivable state by FTM Factory Test Mode control.
 - Checks the CRC per demodulated Traffic channel packet and calculates the PER.



Wanted signal generator Setup example

Forward Traffic Channel

	Data Rate	Slots per
	Pł	nysical Layer Packet
>>	38.4 kbps	16
>>	76.8 kbps	8
>>	153.6 kbps	4
>>	307.2 kbps	2
>>	614.4 kbps	1
>>	307.2 kbps	4
>>	614.4 kbps	2
>>	1,228.8 kbps	1
>>	921.6 kbps	2
>>	1,843.2 kbps	1
>>	1,228.8 kbps	2
>>	2,457.6 kbps	1






Interfering signal generator

Setup example

- HRPD signal
 - CDMA2000 1xEV-DO
 Forward Traffic Channel




or

- CDMA signal
 - CDMA2000 1X

Forward Traffic Channel










AWGN generator

Setup example

- AWGN mixing
 - » C/N = Wanted signal/AWGN
 - Demodulation of FTC in AWGN test
 - C/N: Îor/Ioc








RF/IF components test

Connection example



- Frame trigger
 - Required when performing modulation analysis of Reverse signal by MS8608A/8609A
 - Because, it cannot catch Pilot Channel when DataChannelGain is high.
 - Rear panel A4[Frame Trigger] or B2[Sequence Pulse] Output
 - To MS8608A/8609A rear panel [Trigger] Input
 - 26.66... ms clock

Rate (kbps)	DataChannelGain (dB)
9.6	3.75
19.2	6.75
38.4	9.75
76.8	13.25
153.6	18.50

Field	Value (Decimal)
DRCLength	0 (1 slot)
DRCChannelGain	6 (3 dB)
ACKChannelGain	6 (3 dB)


Slide 202

MG3681A-E-I-1

Forward signal Setup example

AN transmitter test AT receiver test

- MX368033A
 - » Active Slot: 8,4,3,2,1 carrier
 - 2,457.6 kbps, 16QAM



Active Slot


- » Idle Slot: 8,4,3,2,1 carrier
 - Burst signal



Idle Slot

MX368031A

- » Active Slot: single carrier
 - 2,457.6 kbps, 16QAM
- » Idle Slot: single carrier
 - Burst signal






CCDF


Active slot

» Single carrier

» 2 carriers

» 8 carriers






2004/01/27 19:17:12






• Idle slot

- » Single carrier
 - Mean power of the ensemble average ≈
 Mean power of the Pilot/MAC channel ensemble average
 6.6 dB





Reverse signal Setup example





Investigation of Reverse signal (9.6 / 153.6 kbps)

• I

» Pilot Channel 0 dB

» ACK Channel 3 dB

• Q

DRC Channel 3 dB


Data Channel 3.75 dB (9.6 kbps)

6.75 dB (19.2 kbps)

9.75 dB (38.4 kbps)

13.25 dB(76.8 kbps)

18.5 dB (153.6 kbps)



9.6 kbps Constellation

0.4 2.4 Pilot Channel **ACK Channel** ≈1.4 Half-slot transmission DRC Channel ≈ 1.4 Data Channel ≈ 1.5 The right figure which plotted IQ inclines 45° in Spreading, and rotates 90°.


Slide 208

153.6 kbps Constellation

- I
- » Pilot Channel 1
- » ACK Channel ≈1.4
 - Half-slot transmission
- Q
- » DRC Channel ≈ 1.4
- \rightarrow Data Channel ≈ 8.4

The right figure which plotted IQ inclines 45° in Spreading, and

rotates 90°.




/inritsu


CCDF

- On the result of Constellation, 9.6kbp side tends to generate the peak.
- Although specified that ρ test is 9.6 kbps and Spurious test is 153.6 kbps in 3GPP2, it is necessary to consider also 9.6 kbps which the peak tends to generate.

9.6 kbps



153.6 kbps







CDMA2000 1X ^{3GPP2} BS testing

3GPP2 C.S0010 -B v1

3 Receiver Minimum Standards

4 Transmitter Minimum Standards


Section	Test	Wanted signal generator	Interfering signal generator	CW generator	AWGN generator	Others
3.4 3.4.1	Reverse Traffic Channel Demodulation Performance Performance in AWGN				MG3681A +MU368060A	MA1612A 3GHz Combiner
3.5.1	Receiver Sensitivity					
3.5.2	Receiver Dynamic Range				MG3681A +MU368060A	
3.5.3	Single Tone Desensitization		MG3681A or 3GHz	MG3642A 2.08GHz		
3.5.4	Intermodulation Spurious Response Attenuation	MG3681A	MG3681A]		
3.5.5	Adjacent Channel Selectivity	+MU368030A +MX368031A	MG3681A +MU368030A +MX368031A			MA1612A 3GHz
3.5.6	Receiver Blocking		MG3681A or 3GHz	MG3692A 20GHz or MG3642A 2.08GHz		Combiner
3.7	Received Signal Quality Indicator (RSQI)				MG3681A +MU368060A	
4.4.3	Inter-Base Station Transmitter Intermodulation		MG3681A +MU368030A +MX368031A (+MG3681A-42)			Spectrum analyzer Circulator



Inter-Base Station Transmitter Intermodulation test Connection example

Interfering signal generator

MG3681A +MU368030A+MX368031A (+MG3681A-42)



Spectrum analyzer

MS8608A/8609A +MX860803A/860903A

Controller

• Launches in the transmitting state by FTM Factory Test Mode control.



Receiver test Connection example

Interfering signal generator

CW generator AWGN generator

MG3681A

+MU368030A+MX368031A


+MU368060A

Wanted signal generator

MG3681A

+MU368030A+MX368031A

CW generator (MG3692A)



- Start trigger
 - Front panel [Trigger] Input

Apply only one

- 20 ms frame clock
- 80 ms clock (Alignment of frame clock and zero PN offset 26.67 ms clock)
- 2 sec clock (Even second time mark)
- Reference clock

Apply only one

- · Front panel [Ref. Clock] Input
 - 8× 1.2288 MHz (9.8304 MHz)
- Rear panel [10MHz/13MHz Ref] Input
 - 10 MHz, 13 MHz
- Controller
 - Launches Reverse Traffic channel in receivable state by FTM Factory Test Mode control.
 - Checks the CRC per demodulated Traffic channel frame and calculates the FER.



Timing synchronization Setup example

Start trigger delay


» Set the timing to which MS can receive Reverse Traffic channel

Reverse Traffic Channel

- Pilot Channel
- Dedicated Control Channel
- Fundamental Channel
- Supplemental Channel

Start trigger


Forward Traffic Channel



Timing sync. Setup example


Setting External Start trigger

- » Captures/ Synchronizes the Trigger only once
- Reference clock:
 - » [Ref. Clock] Input applicable case
 - Reference Clock : [Ext(TTL)]
 - 8× 1.2288 MHz (9.8304 MHz)
 - » [10MHz/13MHz Ref] Input applicable case
 - Reference Clock : [Int]
- Start trigger delay
 - 0 ~ 16,777,215 /8 chip1/8 chip resolution
 - » Delay from Trigger
 - + 9/8 chip
 - 1.125 ~ 2,097,153 chip



Long Code Mask sync.

- Reverse Traffic Channel Long Code Mask
 - » 42-bit PN sequence
- Setting BS
 - » 0000000000






Wanted signal generator Setup example

• Reverse Traffic Channel

Test Mode	Forward Traffic Channel Radio Configuration	Reverse Traffic Channel Radio Configuration
1	1	(.1.)
2	2	2
3	3	⟨ 3 ⟩
4	4	3
5	5	4
6	6	5
7	7	5
8	8	6
9	9	6



Interfering signal generator

Setup example

- RC 3 signal
 - » Adjacent Channel Selectivity test

- External Base Station
 - » Inter-Sector Transmitter Intermodulation test








AWGN generator


Setup example

AWGN source



RF/IF components test

Connection example





Forward signal Setup example

BS transmitter test MS receiver test


- MX368031A
 - » RC 1/2
 - » RC 3/4/5

Table 6.5.2-3. Base Station Test Model, General

Channel Type	Relative Power			
Pilot	0.2 of total power (linear)			
Sync+Paging+Traffic Remainder (0.8) of total power (linear)				
Sync	3 dB less than one Fundamental Traffic Channel; always 1/8 rate			
Paging	3 dB greater than one Fundamental Traffic Channel; full rate only			
Traffic	Equal power in each Fundamental Traffic Channel; full rate only			

MX368042A

- » RC 1
- » RC 2



Erea.

Trigger

Frea.

900.000 000 00 MHz

I/Q Mod. : [Int] Pulse Mod. : [Int]

900.000 000 00 MHz

Mem.

0.0000 cps

On Off OCNS


Code Pouer


3.00 dBm

CCDF

- RC 1/2
 - » 9 channels
 - » 64 channels

RC 3/4/5










Reverse signal Setup example


MS transmitter test BS receiver test

- MX368031A
 - » RC 1
 - » RC 3
 - FCH + PICH
 - FCH + SCH + PICH
 - DCCH + PICH
- MX368042A
 - » RC 1





• RC 1/2






CCDF


• RC 3

» FCH + PICH

» FCH + SCH + PICH

» DCCH + PICH







Slide 225 MG3681A-E-I-1 \$8609A 2004/01/27 18:45:33

CCCDE (1xEV-DO) >>

PHS RCR STD-28

CS/PS testing

+MU368030A +MX368035A

MG3681A

3GHz

MG3681A or

RCR STD-28 V4.0

7.2

7.2.2

7.2.3

7.2.4

7.2.8

7.2.9

7.2.8.3

Receiver Test

Adjacent channel selectivity

Spurious response

Intermodulation characteristics

Reception level value is display

Bit error rate floor characteristics

Receive signal strength indicator accuracy

3.4.3

3.4.3.4

3.4.3.5

3.4.3.6

3.4.3.9

3.4.3.10

Requirements	Meas. Methods	Test	Wanted signal generator	Interfering signal generator	CW generator	BERT	Others
3.4.3.2	7.2.1	Sensitivity					
				MG3681A			

MG3681A

+MU368030A

+MX368035A

MP1201C

MP1201C

MG3642A


MG3642A

2.08GHz

MA1612A

3GHz

Receiver test Connection example



- Frame trigger
 - Front panel [Trigger] Input
 - 5 ms clock
- Controller
 - Launches TCH in the receivable state by FTM Factory Test Mode control.



CS receiver Timing sync. Setup example

Frame trigger delay

- Set the timing to which CS can receive Uplink TCH
 - 5 ms (960 symbol) Frame trigger Input Trigger Trigger Trigger Variable delay Uplink TCH (burst) **TCH TCH** Output 625 ms (120 symbol) • In case of outputting TCH (burst) in 5 ms from trigger MG3670 series "Trigger Select: Uplink" Trigger Trigger Trigger Variable delay Uplink TCH (burst) **TCH TCH** Output
 - In case of outputting TCH (burst) in 2.5 ms from trigger
 - MG3670 series "Trigger Select: Downlink"

CS receiver


Timing sync.

Setup example

- Setting External Frame trigger
 - » Captures/ Synchronizes the Trigger of 5 ms clock
- Reference clock:

Apply to cancel the jitter of within $\pm 1/20$ symbol of synchronous errors

- MG3670 series is the jitter within ±1/16 symbol
- » [Ref. Clock] Input applicable case
 - Reference Clock : [Ext(TTL)]
 - 20× 192 kHz (3,840 kHz)
- » [10MHz/13MHz Ref] Input applicable case
 - Reference Clock : [Int]



CS receiver Timing sync. Setup example

Frame trigger delay

- » 0 ~ +16,777,215 /20 symbol 1/20 symbol resolution
- Delay from trigger+ 2.55 symbol
 - 2.55 ~ 838,863.3 symbol

e.g.


- » In case of outputting TCH (burst) in 5 ms from trigger
 - 19,149 /20 symbol
 - Equivalent to MG3670 series "Trigger Select: Uplink"
 - 19,171 /20 symbol - + 0.614 + 0.5 symbol
- » In case of outputting TCH (burst) in 2.5 ms from trigger
 - 9,549 /20 symbol
 - Equivalent to MG3670 series "Trigger Select: Downlink"
 - 9,571 /20 symbol
 - + 0.614 + 0.5 symbol

Trigger recapture/ synchronization

```
1895.150 000 00 MHz
Freq.
                5.00 dBm
                                   Mem.
Level
                        I/Q Mod. : [Int] Pulse Mod. : [Int]
 Baseband : [On ]
                                                        Wave Data
        : [PHS
                                                        Restart
       : [ 1:UPLINK
 aseband Setup
  Trigger Source : [Frame]
                          Trigger Delav : [
 Reference Clock : [Int
                                                       Wave Data
                                                        Down load
```

Wanted/Interfering signal generator Setup example


- Wanted signal generator
 - » CS test
 - Uplink
 - » PS test
 - Downlink
- Interfering signal generator
 - CONPN15





RF/IF components test

Connection example





Signal Setup example


• MX368035A

- \rightarrow $\pi/4DQPSK$ modulation
 - TCH (burst) format
 - Continuous modulation format
- » 16QAM modulation
- » 8PSK modulation
- » QPSK modulation
- » BPSK modulation
 - Continuous modulation format

MX368031A

- \rightarrow $\pi/4$ DQPSK modulation
 - Continuous modulation format






Contrast of typical ACLR

- Burst (TCH) format
 - \sim 600 kHz: +0.5 \sim +1 dB
 - \Rightarrow 900 kHz: +1 \sim +2 dB

Continuous modulation format



-6.00dBm





return

600ms x 5 Positive Peak

Power Cal : Pwr Mtr

PDC RCR STD-27

BS/MS testing


RCR STD-27K

3.4.3	6.2	Receiver Test	

Requirements	Meas Methods	Test	Wanted signal generator	Interfeing signal generator	CW generator	BERT	Others
3.4.3.2	6.2.1	Sensitivity					
3.4.3.4	6.2.2	Adjacent channel selectivity		MG3681A +MU368010A +MX368011A			
3.4.3.5	6.2.3	Intermodulation characteristics	MG3681A	MG3681A	MG3642A	MP1201C	MA1612A
3.4.3.6	6.2.4	Spurious response	+MU368010A	MG3681A or 3GHz	MG3642A 2.08GHz	WIF 1201C	3GHz
3.4.3.8	6.2.6	Interference level (CIR)	+MX368011A	MG3681A +MU368010A +MX368011A			
3.4.3.10	6.2.8	Reception level detection					
3.4.3.11	6.2.9	Network quality detection accuracy				MP1201C	



Receiver test Connection example



- Frame trigger
 - Front panel [Burst Trig] Input
 - 20 ms clock (Full rate), 40 ms clock (Half rate)
- Controller
 - Launches TCH in the receivable state by FTM Factory Test Mode control.



BS receiver


Timing sync.

Setup example

- Setting External Frame trigger
 - » Captures/ Synchronizes the Trigger of 20 ms clock (Full rate)/ 40 ms clock (Half rate)
- [10MHz/13MHz Ref] Input:

Apply to cancel the jitter of within $\pm 1/16$ symbol of synchronous errors


 MG3670 series is the jitter within ±1/16 symbol



Scramble pattern sync.

Setup example

Scramble pattern



» Register initial data($S_8 \sim S_0$) = \overrightarrow{CC}




Wanted/Interfering signal generator Setup example

Wanted signal generator

- » BS test
 - UP TCH
- » MS test
 - DN TCH ALL

Interfering signal generator










Packet communication Receiver test Setup example

Wanted signal generator

MG3681A

- + MU368030A + MX368034A
- » BS test
 Uplink UPCH
 - UP1
- MS test
 Downlink UPCH
 - DN1
 - DN2
 - DN3





BS receiver Timing sync. Setup example

• Frame trigger delay

- » Set the timing to which BS can receive Uplink UPCH
 - Frame trigger
 Input

 Trigger
 Variable Delay

 UPCH
 Output

 20 ms (420 symbol)

 Trigger
 Variable Delay

 UPCH

 6.66.. ms (140 symbol)
 - Outputting UPCH (burst) in 20 ms from trigger

BS receiver Timing sync. Setup example


Setting External Frame trigger

- » Captures/ Synchronizes the Trigger of 20 ms clock
- Reference clock:

Apply to cancel the jitter of within $\pm 1/16$ symbol of synchronous errors

- » [Ref. Clock] Input applicable case
 - Reference Clock : [Ext(TTL)]
 - 16× 21 kHz (336 kHz)
- » [10MHz/13MHz Ref] Input applicable case
 - Reference Clock : [Int]
- Frame trigger delay
 - » 0 ~ +16,777,215 /16 symbol 1/16 symbol
 - resolution
 - Delay from trigger+ 3.7 symbol

Trigger recapture/ synchronization



- In case of outputting UPCH (burst) in 20 ms from trigger
 - 6,661 /16 symbol



Discover What's Possible™ Slide 242


MG3681A-E-I-1

 $3.7 \sim 1.048,579.6$ symbol



RF/IF components test

Connection example





Signal


Setup example

- MX368011A
 - » Burst format
 - » Continuous modulation format

MX368031A

Continuous modulation format








Contrast of typical ACLR

• Burst (TCH) format

» 50 kHz: +7 dB


» 100 kHz: +7 dB

Continuous modulation format





NADC IS-136






Signal Setup example

Continuous modulation format





Option



• MG3681A-01, 02

249⊳

» Reference oscillator

MG3681A-11

252 ▶

» Additional function of I/Q output

MG3681A-21

256▶

» AF synthesizer

MG3681A-42

259≥

» RF high level output

MA2512A

264▶

Band Pass Filter

MG3681A-01, 02

Reference oscillator

• Exchangeable to long-term stable internal reference oscillator

	Standard	MG3681A-01	MG3681A-02
Aging rate	$\pm 1 \times 10^{-6}$ /year	$\pm 5 \times 10^{-9}$ /day	$\pm 5 \times 10^{-10} / day$
		$(\pm 5 \times 10^{-8} / \text{year})$	$(\pm 2 \times 10^{-8} / \text{year})$
Warm-up stability		±1 × 10 ⁻⁷	±1 × 10 ⁻⁷
Temperature stability (0 ~ 50 °C)	±1 × 10 ⁻⁶	$\pm 3 \times 10^{-8}$	$\pm 5 \times 10^{-9}$

^{*} Warm-up stability: After 10 minute (compared to frequency after 24 hours)

- Frequency accuracy is specified by the aging rate of reference oscillator.
 - » Frequency accuracy

=
$$\pm$$
 Output frequency \times Aging rate \times Time since last calibrated e.g. 2 GHz 1 year

$$=\pm 2 \text{ kHz}$$

* Standard


$$=\pm 40 \text{ Hz}$$

* MG3681A-02



Warm-up stability


- The long-term stable internal reference oscillator of MG3681A-01 and 02 uses OCXO of the oven system which stabilizes frequency only 10 minutes after the main power ON.
 - » Since oven is preheated in power standby state, frequency is stabilized immediately after power ON from only 10 minutes standby state.
- Standard internal reference oscillator uses TCXO with unnecessary preheating.





Effect of frequency accuracy on receiver sensitivity test

- In case of more frequency uncertainty (poor frequency accuracy), receiver is tested as deteriorated sensitivity than true value.
 - » The level of the signal is lost when the received signal is located in the skirt of BPF in a receiver by frequency uncertainty.







MG3681A-11 Additional function of I/Q output

- Variable of voltage level of I/Q signals output, DC offset and quadrature degree
 - >> Voltage level: $80 \sim 120$ % resolution 0.1 % - RMS level (√ I^2+Q^2) is specified in each system software.
 - » DC offset: $-0.5 \sim +1.5 \text{ V}$ resolution 0.5 mV
 - » Quadrature degree: $-5 \sim +5$ ° resolution 0.5 °
- Differential I/Q signals can be outputted.
 - » \bar{I}/\bar{Q} signals which are reversal signals (amplitude is equal and polarity is reverse) of I/Q signals are outputted.



 \bar{I}/\bar{Q} signals output I/Q signals output



Variable application of voltage level of I/Q signals output, DC offset and quadrature degree


- In order to test the vector modulator, the setup of vector magnitude, drive DC voltage and I/Q quadrature degree is required for the signal source.
 - » Vector Magnitude
 - Voltage level is set as RMS level of the vector modulator.
 - » Drive DC voltage
 - In order to drive the vector modulator of the single power supply system, DC offset is set as drive voltage.
 - » Quadrature degree
 - In order to cancel the error of I/Q quadrature degree (90°) of the vector modulator, quadrature degree is set.




Variable of voltage level of I/Q signals output, DC offset and quadrature degree



- » Voltage level
 - Specified 141 mV(rms)
 - \rightarrow 150 mV(rms) \approx 106 %
- » DC offset
 - -+1V
- » Quadrature degree
 - Fine tuning







Application of differential I/Q signals

- In order to test the vector modulator and baseband LSI for balanced device, the output of I, I, Q and Q balance is required for the signal source.
- In I/Q input device, the balanced input has the advantage which can reduce the amplitude error and the noise compared with I and Q unbalanced input (single end).
 - » Reduction of the amplitude error by the grand loop
 - The cause is that the ground of the signal source and the ground of the input device are not equivalent potential.
 - » Reduction of a signal line noise
 - The cause is that the environmental noise is picked up on the signal line.
- For outputting differential I/Q signals
 - » I/Q Output: [On]





MG3681A-21 AF synthesizer


AF can be outputted.



» 0.01 Hz ~ 400 kHz
Sine wave




Square wave




resolution 0.01 Hz

Triangle wave




Sawtooth wave




MG3681A-21 AF synthesizer

• Internal analog modulation signal can be outputted.


- » AM
 - $V_{AM}(t) = Ac [1 + m s(t)] cos(2\pi fc t)$
 - m: Modulation index (Modulation depth)



- » FM
 - $V_{FM}(t) = Ac \cos[2\pi fc t + m \int s(t)dt]$
 - m: Frequency modulation index (Frequency deviation)
- - $V_{PM}(t) = Ac \cos[2\pi fc t + m s(t)]$
 - m: Phase modulation index (Phase deviation)



- Ac: Carrier amplitude
- s(t): Modulation signal (AF)
- fc: Carrier frequency (RF)



External analog modulation

• Input Modulation signal (AF).




Wideband AM

» Applicable to wideband (high-speed) video modulation

» ASK modulation is achieved by AM.

Modulation signal

ASK








Slide 258

MG3681A-42 RF high level output


- RF output level range in CDMA modulation signals can be gained 8 dB without degrading the adjacent channel leakage power ratio.
 - at outputting 1.9 to 2.3 GHz used as the frequency band for IMT-2000 systems

» ACLR does not degrade up to +5 dBm in W-CDMA/CDMA2000 modulation.



Application


• Useful for signal source of power amplifier requiring a high input level



Typ. ACLR

W-CDMA

» Test Model 1: 16 DPCH



Maximum output level

(1.9~2.3 GHz)

Standard

MG3681A-42

W-CDMA modulation

+8 dB gain

Number of multiplex channel: dBm

+5

$$+2.14$$

CDMA2000 modulation

>>

+5



+13

dBm

+13

+12

+11

+10

+9

+8

+10.14

CW

>>


+17



Typ.+19 (Setting: +25)

Typ. output level frequency response

• Level +5 dBm setting (CW)







MA2512A Band Pass Filter

- The unnecessary spurious signal of a signal generator can be attenuated.
 - at outputting 1.92 to 2.17 GHz used as the frequency band for IMT-2000 systems
 - » Excellent amplitude ripple and group delay characteristics don't degrade modulation accuracy of the signal.








Application

When spurious signals hinder components evaluation


- » Spurious signals of MG3681A
 - 660 MHz (IF leakage)
 - +660 MHz offset (Local leakage)
 - 2×frequency/3×frequency (2nd/3rd harmonics)






Improvement of spurious







/inritsu


Loss frequency response


Pass band

- 1.92~2.17 GHz (IMT-2000 system band)
- Insertion loss $\leq 3.5 \text{ dB}$
- Return loss $\geq 15 \text{ dB}$

Filter band

- DC ~ 1.5 G, 2.58 ~ 7 GHz
- Attenuation $\geq 20 \text{ dB} (< 5 \text{ GHz})$ $\geq 10 \text{ dB} (\geq 5 \text{ GHz})$








Modulation accuracy not degrading

Amplitude ripple

- < 0.2 dB(5 MHzBW)
- **Group delay**
 - < 1 ns(5 MHzBW)




10712CH

Freq: 2170.000000MHz Offset:

Level

: -16.00dBm

0.00dB





Power Cal : Off

Correction: Off

Back

Screen

1 2 3



Anritsu Corporation

5-1-1 Onna, Atsugi-shi, Kanagawa, 243-8555 Japan Phone: +81-46-223-1111 Fax: +81-46-296-1238

• U.S.A.

Anritsu Company

1155 East Collins Blvd., Suite 100, Richardson, TX 75081, U.S.A. Toll Free: 1-800-267-4878 Phone: +1-972-644-1777 Fax: +1-972-671-1877

Canada

Anritsu Electronics Ltd.

700 Silver Seven Road, Suite 120, Kanata, Ontario K2V 1C3, Canada Phone: +1-613-591-2003 Fax: +1-613-591-1006

Brazil

Anritsu Eletrônica Ltda.

Praca Amadeu Amaral, 27 - 1 Andar 01327-010-Paraiso-São Paulo-Brazil Phone: +55-11-3283-2511 Fax: +55-11-3288-6940

Anritsu Company, S.A. de C.V. Av. Ejército Nacional No. 579 Piso 9, Col. Granada 11520 México, D.F., México Phone: +52-55-1101-2370 Fax: +52-55-5254-3147

• U.K.

Anritsu EMEA Ltd.

200 Capability Green, Luton, Bedfordshire, LU1 3LU, U.K. Phone: +44-1582-433200 Fax: +44-1582-731303

• France

Anritsu S.A.

16/18 avenue du Québec-SILIC 720 91961 COURTABOEUF CEDEX, France Phone: +33-1-60-92-15-50 Fax: +33-1-64-46-10-65

Germany Anritsu GmbH

Nemetschek Haus, Konrad-Zuse-Platz 1 81829 München, Germany Phone: +49-89-442308-0 Fax: +49-89-442308-55

Italy

Anritsu S.p.A. Via Elio Vittorini 129, 00144 Roma, Italy Phone: +39-6-509-9711 Fax: +39-6-502-2425

Sweden

Anritsu AB

Borgafjordsgatan 13, 164 40 KISTA, Sweden Phone: +46-8-534-707-00 Fax: +46-8-534-707-30

Finland

Anritsu AB

Teknobulevardi 3-5, FI-01530 VANTAA, Finland Phone: +358-20-741-8100 Fax: +358-20-741-8111

Denmark

Anritsu A/S

Kirkebjerg Allé 90, DK-2605 Brøndby, Denmark Phone: +45-72112200 Fax: +45-72112210

• Russia

Anritsu EMEA Ltd.

Representation Office in Russia

Tverskaya str. 16/2, bld. 1, 7th floor. Russia, 125009, Moscow Phone: +7-495-363-1694 Fax: +7-495-935-8962

United Arab Emirates Anritsu EMEA Ltd.

Dubai Liaison Office

P O Box 500413 - Dubai Internet City Al Thuraya Building, Tower 1, Suit 701, 7th Floor Dubai, United Arab Emirates Phone: +971-4-3670352 Fax: +971-4-3688460

Singapore Anritsu Pte. Ltd.

60 Alexandra Terrace, #02-08, The Comtech (Lobby A)

Singapore 118502 Phone: +65-6282-2400 Fax: +65-6282-2533

India

Anritsu Pte. Ltd.

India Branch Office

3rd Floor, Shri Lakshminarayan Niwas, #2726, 80 ft Road, HAL 3rd Stage, Bangalore - 560 075, India Phone: +91-80-4058-1300 Fax: +91-80-4058-1301

• P.R. China (Hong Kong)

Anritsu Company Ltd. Units 4 & 5, 28th Floor, Greenfield Tower, Concordia Plaza, No. 1 Science Museum Road, Tsim Sha Tsui East,

Kowloon, Hong Kong Phone: +852-2301-4980 Fax: +852-2301-3545

• P.R. China (Beijing) Anritsu Company Ltd.

Beijing Representative Office

Room 2008, Beijing Fortune Building, No. 5, Dong-San-Huan Bei Road, Chao-Yang District, Beijing 100004, P.R. China Phone: +86-10-6590-9230 Fax: +86-10-6590-9235

Anritsu Corporation, Ltd.
8F Hyunjuk Building, 832-41, Yeoksam Dong,
Kangnam-ku, Seoul, 135-080, Korea
Phone: +82-2-553-6603

Fax: +82-2-553-6604

Korea

Australia

Anritsu Pty. Ltd.

Unit 21/270 Ferntree Gully Road, Notting Hill, Victoria 3168, Australia Phone: +61-3-9558-8177 Fax: +61-3-9558-8255

Taiwan

Anritsu Company Inc.

7F, No. 316, Sec. 1, Neihu Rd., Taipei 114, Taiwan Phone: +886-2-8751-1816 Fax: +886-2-8751-1817

0909

Please Conta	act:		